

IMODEL 374

Source Locking

Autohet Migrowaye Gounter

Operating & Service Manual

		-				
						· - · .
		and the second s				
		•				
					•	
			·			
				er v		
					••	
						4 F
						-
		i				
 <u></u> .	*******					



INSTALLATION

INFORMATION & SPECIFICATIONS

MODEL 371

Source Locking
Autohet Microwave Counter

Operating & Service Manual

Serial Prefix/CCN Group beginning:

EIP INCORPORATED 3230 Scott Boulevard Santa Clara, CA 95051 Tel: (408) 244 - 7975 TWX: 910 - 338 - 0155 OPERATION

THEORY OF OPERATION

MAINTENANCE & SERVICE

ADJUSTMENTS & CALIBRATION

PERFORMANCE TESTS

PARTS LISTS

SCHEMATICS, DESCRIPTIONS, LOCATORS

OPTIONS

Manual Part Number: 5580012 Manual printed in U.S.A. July 1977

•			=
	e e e e e e e e e e e e e e e e e e e		11
t e di			
			i
			•



CERTIFICATION

EIP Incorporated certifies that this instrument was thoroughly inspected and tested, and found to be in conformance with the specifications noted herein at time of shipment from factory.

WARRANTY

EIP Incorporated warrants this counter to be free from defects in material and workmanship for one year from the date of delivery. Damage due to accident, abuse, or improper signal level, is not covered by the warranty. Removal, defacement, or alteration, of any serial or inspection label, marking, or seal, may void the warranty. EIP Incorporated will repair or replace at its option, any components of this counter which prove to be defective during the warranty period, provided the entire counter is returned PREPAID to EIP or its authorized service facility. In-warranty counters will be returned freight prepaid; out-of-warranty units will be returned freight COLLECT. No other warranty other than the above warranty is expressed or implied. EIP Incorporated and Danalab Incorporated, are not liable for consequential damages.

ASSISTANCE

For assistance, contact the EIP representative in your area, or EIP Incorporated.

TABLE OF CONTENTS

GRAPH	TITLE	PAGE
SECTION	1 - GENERAL INFORMATION & SPECIFICATIONS	
1-1 1-8 1-10	Description	1-1 1-1 1-1
SECTION	2 - INSTALLATION	
2-1 2-4 2-6 SECTION	Unpacking	2-1 2-1 2-1
3-1 3-3 3-5 3-7 3-8 3-9	Introduction . Controls, Indicators and Connectors Numerical Display Brightness Adjustment . Counter Operation . Lockbox Operation . Preset Operation .	3-1 3-1 3-1 3-1 3-1 3-1
SECTION	4 - THEORY OF OPERATION	
4-8 4-20 4-30	Autohet Converter	4-1 4-1 4-3 4-3 4-5
SECTION 5	5 - MAINTENANCE & SERVICE	
5-3 5-5 5-7 5-8 5-9 5-10 5-12 5-13 5-15 5-17	Fuse Replacement Air Circulation Counter Servicing Recommended Service Procedures Servicing Precautions Factory Service TROUBLESHOOTING Malfunction at Turn On Failure to Indicate All Zeros Malfunction in Self Test Malfunction in Band IB (10 MHz - 300 MHz) Malfunction in Band IA (20 Hz - 135 MHz)	5-1 5-1 5-1 5-1 5-1 5-1 5-1 5-3 5-3 5-3 5-3 5-3 5-4
1-72 1	Malfunction in Band III (825 MHz - 18 GHz)	5-4 5-4 5-4

TABLE OF CONTENTS (Continued)

PARA- GRAPH	<u>TITLE</u>	PAGE
SECTION	5 ~ ADJUSTMENTS & CALIBRATION	
6-1	General	6-1
6-3	Power Supply Adjustment	6-1
6-5	Rand I Adjustment (20 Hz - 300 MHz)	6-1
6-6	Rand II Adjustment (100 MHz - 850 MHz),	6-1
6-7	Band III Adjustment (825 MHz - 18 GHz)	6-1
6-8	Time Base Calibration	6-5
6-10	TCXO Calibration	6-5
6-15	TCXO Calibration Procedure	6-6
6-16	Method 1	6-6
6-17	Method 2	6-6
6-18	Oven Stabilized Oscillator Calibration.	6-6
6-22	Oven Stabilized Oscillator Test Procedure	6-6
6-23	Test Equipment Required	6-6
6-26	To Measure Oscillator Frequency	6-7
6-27	Lockbox Adjustments	6-7
SECTION	7 - PERFORMANCE TESTS	
7-1	General	7-1
7-3	Variable Line Voltage	7-1
7-5	Recommended Test Equipment	7-1
7-7	PERFORMANCE TESTS	7-1
7-8	Range and Sensitivity - Band IA (20 Hz - 135 MHz)	7-1
. 0 7-9	Range and Sensitivity - Band IB (10 MHz - 300 MHz)	7-1
7-10	Range and Sensitivity - Band II (100 MHz - 850 MHz)	7-1
7-11	Range and Sensitivity - Band III (825 MHz - 18 GHz)	7-1
7-12	YIG Preset - Band III	7-2
7-13	Frequency Programming	7-2
7-14	lock-Up Range - Band !	7-2
7-15	lock-lin Range - Band II	7-2
7-16	Lock-Up Range - Band III	7-2
7-17	Time Base Aging Rate	7-2
	8 - PARTS LISTS	
8-1	General	8-1
8-3	list of Tables	8-1
8-4	To Order Replacement Parts	8-1
•	9 - CIRCUIT SCHEMATICS & DESCRIPTIONS - COMPONENT LOCATORS	
9-1	General	9-1
SECTION	O - OPTIONS	

Refer to individual Option pages for contents

LIST OF TABLES

TABLE	TITLE	PAGE
1-1	Counter Specifications	1 2
3-1	Front Panel Controls, Indicators and Connectors	1-2
3-2	Rear Panel Controls and Consider	3-2
5-1	Rear Panel Controls and Connectors	3-3
• .	Recommended lest Equipment	5_2
8-1	Neierence Designators and Appreviations	
8-7	List of Manufacturers	8-1
8-3	List of Manufacturers	8-2
	Master Parts List	0_2
8-4	Replaceable Parts List	0 5
		X-/

LIST OF ILLUSTRATIONS

FIGURE	<u>TITLE</u>	PAGE
3-1	Front Panel Controls, Indicators and Connectors	3-2
3-1	Dead Controls and Connectors	3-3
3-2 4-1	Block Diagram - 371 Counter	4-2
	Block Diagram - Autohet Converter	4-4
4-2	Summing Amplifier (Schematic Diagram)	5-2
5-1	Troubleshooting Tree - Visual Display Test	5-5
5-2	Troubleshooting Tree - Missing Digit	5−7
5-3	Troubleshooting Tree - Non-Zero Display	5-8
5-4	Troubleshooting Tree - Self Test	5-9
5-5	Troubleshooting Tree - Band 1B	5-10
5-6	Troubleshooting Tree - Band IA	5-11
5-7	Troubleshooting Tree - Band II	5-12
5-8	Troubleshooting Tree - Band III	5-13
5-9	Troubleshooting Tree - Band III	5-14
5-10	Troubleshooting Tree - Source Locking	6-2
6-1	Calibration Adjustment Locator	6-3
6-2	In-Band Detector Switching Point	6-3
6-3	1 GHz Comb Line Identification	6-3
6-4	YIG Driver Offset Adjustment	6-4
6-5	VIC Delay Correction 1	6-4
6-6	VIC Dolay Correction ?	6-5
6-7	Comb Engagement Harmonic Generation	6-6
6-8	Time Base Calibration	
9-1	Accombly Locator/Cable Interconnections	9-2
9-2	Interconnection Diagram - 371 Counter	9-3
	NOTE: The following Figures include the Component Locator, Circuit Description, and Schematic Diagram for the PCB Assemblies in this counter. All related sheets for a particular Assembly have the same figure number.	
9-3	Count Chain 1 (A101)	9-4
9-4	Count Chain 2 (A102)	9-10
9-5	Count Chain 3 (A103)	9-12
9~6	Control 2 (A104)	9-14
9-7	Control 1 (A105)	9-16
9-8	Wigh Frequency (A106)	9-20
9-9	Power Supply (A107)	9-22
9-10	Reference Oscillator Ruffer (A108)	9-24
9-10	Procedur (A109)	9-26
9-11 9-12	Display (A110)	9-28
	Preamplifier (A111)	9-30
9-13	Counter Interconnect (A113)	9-32
9-14	Source/Amplifier (A201)	9-34
9-15	Converter Control 2 (A202)	9-36
9-16	Converter Control 1 (A203)	9-38
9-17	Video Amplifier (A204)	9-42
9-18	Converter Interconnect (A208)	9-44
9-19	Microprocessor (A122)	9-46
9-20	Microprocessor (A122)	9-48
Λ 71	AUVIDAM DISTURY INIZAL,	



SECTION 1

GENERAL INFORMATION & SPECIFICATIONS

1-1. DESCRIPTION

- 1-2. The EIP 371 Source Locking Autohet Microwave Counter automatically measures the frequency of any CW signal within the range of 20 Hz to 18.0 GHz. This frequency range is covered in three bands: 20 Hz to 300 MHz, 100 MHz to 850 MHz, and 825 MHz to 18 GHz.
- 1-3. Measurements in Band I (20 Hz to 300 MHz) are made with a 300 MHz direct electronic counter. Band II (100 MHz to 850 MHz) uses a prescaler to divide the input signal by a factor of four into the frequency range of the 300 MHz direct counter. Band III (850 MHz to 18.0 GHz) measurements are made by heterodyning the input frequency with an automatically selected harmonic of an internal 200 MHz comb generator, producing a difference frequency which falls within the range of the 300 MHz direct counter. The inaccuracy of the indicated reading by the counter, is directly related to the quality of the time base oscillator over the entire operating range of the counter (see Sections 1 and 6).
- 1-4. The display on the 371 Counter provides a direct readout of the measured frequency over the entire operating range of the counter. The 371 Counter also includes automatic suppression of leading zeros, except during a no signal input condition.
- 1-5. The frequency readout of the 371 Counter is displayed in a fixed position format that is conveniently sectionalized in GHz, MHz, kHz, and Hz. Four gate times:

- 1 ms, 10 ms, 100 ms, and 1 second, are automatically selected depending upon the setting of the RESOLUTION switch.
- 1-6. For applications where less resolution is required, pushbutton display blanking (RESOLUTION) is provided to simplify the readout.
- 1-7. To assure trouble-free performance, the EIP 371 Counter is completely solid-state. For ease of repair and maintenance, the major portion of the counter circuitry is contained on plug-in printed circuit boards or in easily removed modules. Special test points allow monitoring of critical circuit functions.

1-8. INSTRUMENT IDENTIFICATION

1-9. The 371 Counter is identified by two number sets: the Model and Configuration Control Number (e.g. 371-CCN 1201), and a specific Serial Number (e.g. 12345). BOTH SETS OF NUMBERS should be noted in any correspondence or parts orders regarding the counter.

1-10. SPECIFICATIONS

1-11. EIP 371 Source Locking Microwave Counter specifications are given in Table 1-1.

NOTICE

"AUTOHET" is a registered trademark of EIP Incorporated.

GENERAL:

Frequency Range:

20 Hz - 18.0 GHz,

Accuracy: Resolution:

±1 count ± time base accuracy. 1 Hz to 1 MHz in decade steps.

Gate Time:

1 sec(1 Hz), 0.1 s(10 Hz), 10 ms (100 Hz), 1 ms (1 kHz, 10 kHz, 100 kHz, 1 MHz). Band II gate times

are expanded by four.

Sample Rate:

Controls time between measurements. Variable, 100 ms - 1 s (typ).

Display:

11 digit light-emitting diode (LED); sectionalized to read: GHz, MHz,

kHz, and Hz.

Operation:

Completely automatic after set-

ting input selector.

Acquisition Time:

In Band III, comb line acquisition requires 10 ms/GHz plus 50 ms (nominal). Once locked, readings can be taken at rate determined by Sample Rate control

and selected gate time.

Operating Temp:

Power:

115/230 Vac ±10%, 50-60 Hz, 90

watts (nominal).

0° to +50°C.

Weight:

Shipping: 30.0 lbs (13.6 kg); Net:

Access.Furnished:

25.5 lbs (11.6 kg). Detachable power cord, 8 ft (241 cm) long, with plug; Operating

& Service manual; extender card.


Access. Available:

Rack Mount Kit: P/N: 2010008. Carrying Case: P/N: 5700001.

Calibration Kit: P/N: 2000005.

DIMENSIONS (mm)

(A) E.I.A. RACK HEIGHT



All specifications subject to change at manufacturers discretion.

CONTROLS:

See Figures 3-1 and 3-2, and Tables 3-1 and 3-2.

TIME BASE (STANDARD):

Crystal Frequency: 10 MHz.

Stability:

Aging Rate:

 $< |3 \times 10^{-7}|/month.$

Short Term:

 $< 1 \times 10^{-9}$ rms for one second

Temperature: Line Variation: averaging time. < 2 x 10^{-6} between 0° to +50°C. ±10% line voltage change results

in a frequency shift of $< |1 \times 10^{-7}|$.

Warm-up Time:

None.

Output Freq:

10 MHz, square-wave, 1V p-p

minimum into 50 ohms.

Ext. Time Base:

Requires 10 MHz, 1Vp-p minimum into 300 ohms.

SIGNAL INPUTS:

BAND IA:

Frequency Range:

Min. Sensitivity:

20 Hz - 135 MHz 25 mV rms 1 megohm/20 pf

Input Impedance: Maximum Input:

120 V rms (Note 1)

Max. Input without

Damage:

150 V rms (Note 1)

Coupling: Connector:

AC

BNC female

Note 1: Above 1 kHz maximum input decreases at 6 dB/octave rate to 3.0 V.

BAND IB:

Frequency Range:

10 MHz - 300 MHz

Min. Sensitivity: Input Impedance:

-20 dBm (22 mV rms) 50 ohms nominal +10 dBm (0.7 V rms)

Maximum Input:

Max. Input without

+27 dBm (5.0 V rms)

Damage: Coupling:

AC

Connector:

BNC female

TABLE 1-1. SPECIFICATIONS - 371 COUNTER

SOURCE LOCKING SPECIFICATIONS: SIGNAL INPUTS (CONTINUED): 10 MHz - 18.0 GHz. Freq. Coverage: 100 kHz (400 kHz in Band II). Resolution: BAND II: Long Term Stability: Equal to counter time base osc. Frequency Range: 10 MHz - 850 MHz Minimum Lock Level: Equal to counter sensitivity. 100 MHz - 150 MHz: Min, Sensitivity: 0.1 - 3s; dependent on source. Lock Time: -15 dBm (40 mV rms). Accuracy: Equal to counter. 150 MHz - 850 MHz: ± 20 MHz min; ± 50 MHz typical Capture Range: -20 dBm (22 mV rms). unless limited by source char-+10 dBm (0.7 V rms) acteristics or output current Maximum Input: Max. Input without capability. Damage: +27 dBm (5.0 V rms) Bandwidth and 50 ohms nominal Input Impedance: Fully automatic selection. Polarity: ACCoupling: Output Drive BNC female Connector: ± 10 V into 5 Kohm min, or Capability: \pm 40 mA into 10 ohms max. Rear panel BNC female. Output Connector: BAND III: Residual FM See graph below for typical 825 MHz - 18.0 GHz. Frequency Range: Reduction: 825 MHz - 1.1 GHz: response. Min. Sensitivity: -25 dBm (12 mV rms), Required Source 1.1 GHz - 12.4 GHz: Input Characteristics: -30 dBm (7 mV rms). 4 kHz min for specified per-Bandwidth: 12.4 GHz - 18.0 GHz: formance. -25 dBm (12 mV rms). +7 dBm, +20 dBm typ. Maximum Input: Modulation Max. Input without Voltage input $(R_{in} > 5 \text{ Kohm})$: Sensitivity: +33 dBm (2 watts). Damage: 2 to 200 MHz/V. Current input 50 ohms nominal. Input Impedance: $(R_{in} < 10 \text{ ohms}): 0.1 \text{ to } 10$ AC. Coupling: MHz/mA. Type N Precision female. Connector: 2.5: 1 typical. VSWR: 300:1 40 MHz p-p, worst case, for FM Tolerance: modulation rates from DC to 10 MHz. 100:1 RESIDUAL FM AMPLITUDE IMPROVEMENT FACTOR YIG Preset: Front panel keyboard input; in-Selection: 30:1 dicated on 6-digit LED display. Set > 400 MHz below lowest fre-Settability: 10:1 quency to be measured. Sweep begins at preset and measures only frequencies > 400 MHz 3:1 above preset frequency. Preset desired frequency on key-Operation: board in MHz (or GHz) at 200 MHz 480 120 240 1920 MODULATION FREQUENCY (Hz) increments. Press PRESET button.

TABLE 1-1 (Continued). SPECIFICATIONS - 371 COUNTER

		•
		7
		7
		ن ا پ
÷ • •		

SECTION 2 INSTALLATION

2-1. UNPACKING

- 2-2. The EIP 371 Source Locking Autohet Microwave Counter arrives ready for operation. Carefully inspect the shipping carton before opening for any evidence of visible or concealed damage. If any seems apparent, ask that the shipper's agent be present when the instrument is unpacked.
- 2-3. Remove the packing carton and supports, being careful not to scar or damage the instrument. Make a complete visual inspection of the counter, checking for any damage or missing components. Check that all switches and controls operate mechanically. Report any damage to EIP immediately.

2-4. INSTALLATION

2-5. There are no special installation instructions for the 371 Microwave Counter. The unit is a self-contained bench or rack mounted instrument, which only requires connection to a standard, single-phase, 115/230 V, 50-60 Hz power line for operation. CAUTION: Check current rating of counter fuse and setting of rear panel 115/230 Vac slide switch before applying power to counter.

2-6. INCOMING OPERATIONAL CHECK

- 2-7. The following procedure outlines an operational check of the counter which may be conducted without special tools, signal generators, or test equipment. The internal TIME BASE CLOCK is used as the input signal to the 300 MHz counter, therefore it cannot check the operation of the Band II prescaler or the Band III comb generator.
 - a. Turn counter POWER switch off. Check fuse rating and setting of 115/230 switch (on rear panel).
 - b. Connect counter power cord to a source of 115 or 230 V, 50-60 Hz, single-phase power. The ground terminal on the power cord plug should connect to a reliable earth ground.
 - c. Press POWER switch (on front panel) to turn counter on. The counter display should light, and

the internal cooling fan should operate.

- d. Place the rear panel TIME BASE INT/EXT switch in the INT position.
- e. Partially depress any one of the RESOLUTION switches and release it so no switch remains in the depressed position. All digits in the 11-digit display should indicate "0" (zero).
- f. Depress the TEST switch on the front panel. The display should indicate 10 000 000 (10 MHz). Note that the three leading zeros are blanked (not lit).
- g. Blank the 1 Hz digit by pressing the right hand RESOLUTION switch.
- h. Depress the TEST button again. The display should still indicate 10 MHz, but with the final "0" blanked. Also note a decrease in the gate time evidenced by the shorter on-time of the GATE light.
- i. Test each RESOLUTION switch in turn, starting with the 1 Hz digit. Note that the digit immediately above that switch, and all digits to the right of that switch, are blanked.
- j. Unblank all display digits (see "e." above for procedure).
- k. With no signal input, the entire display* should show all zeros in all bands.
- 1. Depress both the TEST and RESET switches simultaneously. All display digits* should show "8" (all segments of each display lighted).
- m. Set counter to Band IB (10 MHz 300 MHz range). Program the auxiliary display (through keyboard entry) to read "10.0" MHz. Press LOCK button. LOCK indicator should light for 2-3 seconds then go out.
- n. Set counter to Band III (850 MHz 18 GHz range). Program the auxiliary display (as above) to read "10". Press PRESET button. Auxiliary display readout should now read "10000.0 (10 GHz), and PRESET indicator should light. Press CLR (Clear) button.
- o. This completes the counter confidence check. All CW signals within the frequency range of the counter may be counter and locked. Refer to Section 1 for proper signal levels. If the counter fails to perform as described above, refer to Section 5.
- * Except those on the Auxiliary Display panel.



SECTION 3

OPERATION

3-1. INTRODUCTION

3-2. The 371 incorporates two microwave instruments in one package: a wide range frequency counter, and a source locking device (lockbox) operating in conjunction with a frequency source. Essentially all of the operations are completely automatic, however attention should be paid to this section to note the procedures required for optimum performance of the instrument.

3-3. CONTROLS, INDICATORS AND CONNECTORS

3-4. Front panel controls, indicators and connectors are shown in Figure 3-1 and described in Table 3-1. Rear panel controls and connectors are shown in Figure 3-2 and described in Table 3-2.

3-5. NUMERICAL DISPLAY BRIGHTNESS ADJUSTMENT

3-6. Apparent brightness of the 11-digit light-emitting-diode (LED) visual display may be varied by adjustment of A103R20. (R20 is located near the top front of PC board A103, and is accessible by removing the top cover of the counter.) Adjust R20 clockwise to increase display brightness, or counter-clockwise to reduce brightness.

3-7. COUNTER OPERATION

- a. Turn counter power on. Counter will automatically select Band III (825 MHz 18 GHz).
- b. Pressing the BAND SELECT button once sets the counter to Band IA (20 Hz 135 MHz). Pressing the button repeatedly will successively set the counter to Bands IB, II, III, IA, etc.
- c. Select the desired operating band. Apply a signal to the appropriate input connector. If the signal is within counter specifications, the counter will automatically display the input frequency. See CAUTION notice regarding input level.
- d. Select the desired sample rate and resolution (see Table 3-1).

CAUTION

DO NOT APPLY A SIGNAL EXCEEDING THE MAXIMUM INPUT SPECIFICATION TO ANY INPUT. EXTENSIVE DAMAGE NOT COVERED BY THE WARRANTY WILL OCCUR, WHETHER COUNTER IS TURNED ON OR OFF, OR APPEARS TO BE INOPERATIVE.

3-8. LOCKBOX OPERATION

- a. Set up counter and signal source as described in paragraph 3-7.
- b. Tune source within capture range of desired frequency (see Table 1-1, Specifications).
- c. Keyboard desired frequency into Auxiliary Display (see Table 3-1). When the LOCK button is pressed, the Auxiliary Display will go out, and the LOCK indicator will glow brightly (during determination of loop polarity and gain). When the loop locks, the Auxiliary Display relights, while the LOCK indicator returns to its normal intensity. If the 371 cannot secure a lock, the LOCK indicator goes out, and the Auxiliary Display shows the programmed frequency. (If this situation occurs, compare the programmed frequency with the displayed input frequency. Check for an error in programming, input signal level or frequency, capture range limits exceeded, etc.)
- d. When locking to a Band II input frequency (100 850 MHz), the signal source can be locked only at 400 kHz increments (due to Prescaler operation). To avoid the necessity of having the operator compute the valid frequencies, the counter automatically "rounds down" the input to the nearest frequency divisible by four. In Band II then, when the Auxiliary Display reappears after pressing the LOCK button, the frequency programmed may be different from that entered, whether or not a lock was obtained.

3-9. PRESET OPERATION

- 3-10. The YIG Preset function is available only in Band III (825 MHz 18 GHz), and serves to initiate the counter's signal search at a higher start frequency than zero. This function serves to minimize signal acquisition time, and allows the Converter to ignore spurious or undesired signals below the one to be measured.
- 3-11. Keyboard the desired preset frequency into the Auxiliary Display and press the PRESET button. The counter will automatically justify the data entry to a multiple of 200 MHz, and begin its search at the frequency indicated. For example: If 12.5 GHz is entered via the keyboard, and the PRESET button is pressed, the Auxiliary Display will show 12400.0 MHz, the PRESET indicator will light, and the search will begin at 12.4 GHz. NOTE: Because data entries below 100 MHz are invalid, the 371 interprets entries between 1-99 MHz as 1-99 GHz.

(Continued on Page 3-4)

FIGURE 3-1. FRONT PANEL CONTROLS, INDICATORS AND CONNECTORS

POWER On/Off Switch

Turns counter power on and off.

SAMPLE RATE/HOLD Control

Varies time between measurements from 1/10 to 10 seconds (nominal) per reading. (Gate time is added to sample time, thus minimum reading time for 1 Hz resolution is 1.1 sec.) Last reading retained indefinitely in HOLD.

RESOLUTION Switches

Six pushbutton switches allow blanking (turning off) of the six least significant digits in the visual display. Each switch blanks the digit above and all digits to the right of that switch. Four gate times appropriate to the required resolution are also selected. 1 Hz resolution is achieved by partially depressing and releasing one of the switches (this action releases all the switches).

TEST Switch

Pressing the TEST switch places the counter in the selftest mode, with the test signal derived from the internal 10 MHz Time Base. Proper display is: 10 000 000 (10 MHz).

RESET Switch

This switch manually over-rides all controls, resets the counter and converter, and initiates a new reading.

Visual Display (left side of panel)

The 11-digit LED (light-emitting-diode) display provides a direct numerical readout of the input frequency. The display is sectionalized into GHz, MHz, kHz, and Hz.

GATE Indicator

Lights when signal gate is open.

SEARCH Indicator

Provides visual indication that the Converter is not locked to an input signal.

EXT REF Indicator

Lights when counter is set to EXT REF (External Time Base Reference) via rear panel switch. CAUTION: Lamp does not indicate level of external reference signal.

REMOTE Indicator

Used only with Option 07 (Remote Programming) and 17 (General Purpose Interface Bus). See Option section.

Keyboard Switches

Switches 0-9 enter numerical data into auxiliary display. Pressing the BAND SELECT pushbutton sets the counter to the next higher band, then repeats from the lowest band (e.g. II, III, IA, IB, II, etc.). Decimal point button designates the end of MHz data entry; following digit entered in .1 MHz position. LOCK button tells counter to lock the source being controlled to the frequency shown on the auxiliary display. PRESET button sets Band III start frequency to that shown on auxiliary display.

Auxiliary Display (right side of counter)

Six digit LED display indicates frequencies set by LOCK and PRESET buttons.

BAND SELECT Indicators

Indicate the operating range of the counter as determined by the keyboard BAND SELECT pushbutton switch.

LOCK and PRESET Indicators

Refer to Lockbox operation paragraphs in this section for a description of various indicator conditions.

Band I and Band II Input Connectors

Type BNC female. For measurements in the 20 Hz - 135 MHz (Band IA), 10 MHz - 300 MHz (Band IB), and 100 MHz - 850 MHz (Band II) frequency ranges.

Band III Input Connector

Type N precision female. For measurements in the 825 MHz - 18 GHz frequency range. See CAUTION notice in Section 3 regarding maximum input levels.

VISUAL DISPLAY TEST: Pressing both TEST and RESET switches simultaneously, will cause all numeric display digits to show the numeral "8" (all segments lighted).




FIGURE 3-2. REAR PANEL CONTROLS AND CONNECTORS

Rear Panel Inputs

Openings allow simple modification for rear inputs.

φ LOCK OUT Connector

Provides output control signal to external frequency source when locking source to keyboard programmed frequency.

TIME BASE ADJUST Control

Used with Options 03, 04, or 05 only. Screwdriver adjustment allows tuning of the internal 10 MHz Oven Oscillator used with these options. Refer to Section O for complete description.

TIME BASE INT/EXT Switch

Allows use of internal Time Base Oscillator (TCXO or optional oven unit), or external 10 MHz reference.

TIME BASE 10 MHz Connector

Type BNC female. Allows monitoring of internal 10 MHz Time Base, or connection to external 10 MHz reference (3 V p-p maximum reference input level).

BCD OUTPUT Connector

Used with Option 09 - BCD Output. Refer to Section O - Options, for complete description.

REMOTE PROGRAMMING Connector

Used with Option 06 - Programmable Offsets, and Option 07 - Remote Programming. Refer to Section O - Options for complete descriptions.

AC POWER Connector

Accepts AC power cord supplied with counter.

FUSE Holder

Fuse provides overload protection for the counter. Use only a 1.5 A, Slow-Blow, 3AB/MDX type fuse for nominal 115 Vac operation, or 0.75 A, Slow-Blow, 3AB/MDL type fuse for nominal 230 Vac operation.

115/230 Switch

Sets operating voltage of counter to match power line. CAUTION: Be sure 115/230 switch setting and fuse rating match power line voltage.

TABLE 3-2. REAR PANEL CONTROLS AND CONNECTORS

IMPORTANT: Erroneous readings may result for signals within 275 MHz above and below the YIG Preset frequency. Set YIG Preset at least 275 MHz below lowest desired frequency to be counted.

- 3-12. To utilize both YIG Preset and lockbox functions of the counter simultaneously, proceed as follows:
 - a. Program YIG Preset frequency. Press PRESET button.
 - b. Wait for SEARCH indicator to go out.
 - c. Source may now be locked as described in paragraph 3-8c.

SECTION 4

GENERAL THEORY OF OPERATION


4-1. GENERAL

- 4-2. The EIP 371 Source Locking Microwave Counter automatically measures and displays the frequency of any CW signal from 20 Hz to 18.0 GHz. This frequency coverage is obtained in three bands: 20 Hz 300 MHz (Band I), 100 MHz 850 MHz (Band II), and 825 18 GHz (Band III). In addition, the 371 has the capability of locking a frequency modulatable source to any 100 kHz increment between 10 MHz and 18 GHz.
- 4-3. Measurements in Band I are made directly with a 300 MHz counter. This band is further divided into two channels: Channel A covers the 20 Hz 135 MHz range with an input impedance of 1 megohm shunted by 20 pf. Channel B covers the 10 MHz 300 MHz range with a 50 ohm input impedance.
- 4-4. Band II contains a prescaler which divides the input frequency by four. It operates over the frequency range of 100 MHz 850 MHz with 50 ohm input impedance.
- 4-5. Band III covers the microwave frequencies from 825 MHz 18 GHz with a 50 ohm input impedance. In this band, an Autohet Converter translates the input frequency downward into the frequency range of the 300 MHz Direct Counter. This is accomplished by mixing the input signal with a single known harmonic of the counter time base oscillator, to produce a difference frequency which can be counted directly. The frequency of the known harmonic is added to the counted signal to obtain the input frequency.
- 4-6. Figure 4-1 shows a block diagram of the complete 371 Counter. Figure 4-2 shows a block diagram of the Autohet Converter. Detailed theory and circuit descriptions of the Counter and Converter subassemblies are given in Section 9.
- 4-7. The operation of the 371 Counter is best described by separating the instrument into three distinct functions: the Direct Counter, the Autohet Converter, and the Lockbox circuitry. The Direct Counter and the Autohet Converter are interconnected in two significant areas: (1) presetting the counter to the appropriate harmonic number, and (2) counting the heterodyned difference frequency from the Converter by the Direct Counter.

4-8. 300 MHz DIRECT COUNTER

- 4-9. The measurement of frequency by the direct counter is accomplished by accumulating the number of input events (e.g. cycles of a sine wave), which occur within a precisely determined time interval. This time interval is based on the frequency of the Time Base Oscillator.
- 4-10. The 20 Hz 300 MHz portion of the counter is separated physically into a number of subassemblies, designated A101 through A111 (refer to Figure 4-1, Block Diagram). The subassemblies are tied together via the

- Counter Interconnect Board A113. The counter is divided functionally in approximately the same manner as it is divided into subassemblies. Count Chain Boards A101, A102, and A103, operate functionally as a single unit, as do Control Boards A104 and A105. The principal interconnections between the units are shown in Figure 4-1.
- 4-11. Band I (20 Hz 300 MHz) input has two operating modes. Band IA covers the 20 Hz 135 MHz range, with 1 megohm/20 pf input impedance and 25 mV rms sensitivity. Band IB (10 MHz 300 MHz) has a 50 ohm input impedance and -20 dBm sensitivity. Both Band IA and IB input signals are routed through Preamplifier A111, which contains an impedance converter section and a signal amplifier to drive the High Frequency board (A106).
- 4-12. The Band II (100 MHz 850 MHz) input drives the Prescaler (A109), which divides the incoming frequency by four and routes it to the High Frequency Board.
- 4-13. The signal input to Band III (825 MHz 18.0 GHz) is translated by the Autohet Converter into the range of 25 MHz 275 MHz, and routed to the High Frequency board (A106).
- 4-14. The outputs of these three input signal processors thus fall between 20 Hz and 300 MHz; the frequency range of the direct counter. The individual assemblies which comprise the direct counter are described in general terms below, and in detail in Section 9.
- 4-15. The High Frequency Board (A106) receives the input signal from one of the processors, squares the signal, and forms it into a train of constant duration pulses. This pulse train frequency is then divided by ten, and sent to the Count Chain.
- 4-16. The Control 1 and Control 2 Boards (A104 and A105), contain circuitry to guide the counter through the steps necessary to acquire and display the input frequency. The circuits control the opening and closing of the signal gate in the High Frequency Board, and accept programming commands from the Converter, front panel controls (TEST, RESET, SAMPLE RATE), and the Remote Programming options.
- 4-17. The Count Chain Boards (A101, A102, and A103), accumulate the frequency from the High Frequency Board, store the accumulated information, and multiplex the stored information into a form usable by the Display Board (A110), which provides a visual display of the input frequency to the counter.
- 4-18. Reference Oscillator Buffer A108, produces a time base reference signal from either an internal 10 MHz oscillator, or an external 10 MHz source. All input frequencies to the counter are measured with respect to this signal.
- 4-19. The Power Supply (A107) provides regulated +12,



U_C+3

-12, +5, -5.2 Vdc, and unregulated +18 Vdc. NOTE: This supply does not furnish the power for the oven stabilized Time Base Oscillators (Options 03, 04, or 05).

4-20. AUTOHET CONVERTER

- 4-21. The Autohet Converter is a self-contained assembly which performs the function of translating the microwave frequencies appearing at the Band III input, down into the range of the direct counter. This translation is accomplished by mixing the incoming signal with a known reference signal and then amplifying the difference frequency. The incoming frequency is then determined by counting the difference frequency and adding it to the known reference frequency. Refer to Figure 4-2, Converter Block Diagram.
- 4-22. The reference frequency is an integral multiple of 200 MHz which is derived from the 10 MHz Time Base Oscillator, thus maintaining the basic counter accuracy in the microwave band.
- 4-23. The Band III input signal passes through the PIN Diode Attenuator (A206) and is combined in the Mixer (A205) with the reference frequency from the YIG/Comb Concretor.
- 4-24. The YIG/Comb Generator (A207) is an integrated assembly containing a Comb Generator and a YIG filter. The Comb Generator contains a step recovery diode to convert the 200 MHz sine wave input from the Source/-Amplifier (A201) into a train of narrow pulses containing all the harmonics of 200 MHz up to 18 GHz. This pulse train is then passed through a pair of YIG resonators which select the desired harmonic. The resonant frequency of the two stage filter is proportional to a magnetic field generated by passing current through a pair of coils within the structure. (A more comprehensive description of the operation of a YIG-tuned device is given later in this section.)
- 4-25. The Source Amplifier (A201) contains an LC oscillator operating at 200 MHz, which is phase-locked to the 10 MHz Time Base Oscillator (A116 or A112). This 200 MHz signal is amplified to produce up to one watt of output power to drive the Comb Generator section of A207.
- 4-26. The Mixer (A205) is an integrated microwave stripline assembly, containing a 3 dB hybrid coupler, a termination, a mixer diode, a matching network, a broadband DC return, and a bypass capacitor to separate the RF and IF signals. The Mixer produces two output signals: an IF signal with frequency equal to the difference of the reference and incoming signals, and a DC current resulting from rectification of the total power applied to the mixer diode.
- 4-27. Both the IF and DC signals from A205 enter Video Amplifier A204, where the IF signal is amplified, and the DC level used for control of PIN Diode Attenuator A206.
- 4-28. The circuitry required to control the Autohet Converter is located on two Converter Control Boards (A202 and A203). Their function is to set the YIG Filter within the YIG/Comb Generator (A207) to the correct harmonics of 200 MHz, and to provide both the IF frequency and the harmonic information to the Direct Counter.
- 4-29. To accomplish this, the YIG Filter passband is continuously tuned over the operating range until an appro-

priate signal is received from the Video Amplifier. The sweep is then stopped so the YIG Filter passband is centered on the desired harmonic. Converter Control 1 (A203) performs all the signal processing and provides digital commands to Converter Control 2 (A202) which contains the Digital to Analog Converters and the current driver necessary to tune the YIG Filter. A detailed operational sequence is described in Section 9 in the Converter Control 1 description (Figure 9-17).

4-30. LOCKBOX OPERATION

- 4-31. The source locking (lockbox) portion of the counter consists of three assemblies: the High Frequency board (A106), the Microprocessor board (A122), and the Auxiliary Display board (A123).
- 4-32. The High Frequency board selects the appropriate input signal, processes it, and divides it into two signals: one drives the gating and first stage of the frequency counting portion of the counter, while the other signal drives the phase locking portion.
- 4-33. The phase locking portion of the High Frequency board divides the selected signal down to 50 kHz in a programmable frequency divider. The 50 kHz signal is compared with a 50 kHz reference signal derived from the 10 MHz time base clock in a phase comparator, producing an error signal proportional to the phase (frequency) difference between the two signals. This error signal is sent to the Microprocessor board (A122) for amplification and processing, and then sent out to the signal source to correct for phase (frequency) errors.
- 4-34. The Microprocessor (A122) performs several tasks, including control of the Auxiliary Display board (A123). The Microprocessor interprets and processes the keyboard entries, and displays the appropriate data on the Auxiliary Display. It also controls the LOCK and PRESET indicators, and the BAND SELECT function (and indicators), in accordance with the appropriate keyboard entry commands.
- 4-35. In performing the YIG Preset function, the Microprocessor justifies the programmed frequency data to a multiple of 0.2 GHz, and then sends the data to the Converter Control 2 board (A202).
- 4-36. In performing the Lock command, the Microprocessor collects frequency information from the Converter and keyboard entries, and determines if a lock is possible. If so, it computes the IF frequency which should be present in the High Frequency board, and programs the frequency divider to generate the 50 kHz signal for the phase comparator. In Band II operation, it also justifies the frequency to be the proper multiple of 400 kHz (due to prescaler requirements).
- 4-37. Part of the lock operation is the selecting of loop gain (loop bandwidth) and polarity. The Microprocessor board perform this task by systematically programming gain and polarity information, and sampling the loop lock and bandwidth data. When the appropriate gain is reached, and both lock and bandwidth are correct, the processor returns to the keyboard/display scan. If a lock is not achieved, the processor returns to the keyboard/display scan with the phase lock control voltage returned to zero volts.




FIGURE 4-2 BLOCK DIAGRAM AUTOHET CONVERTER


AN INTRODUCTION TO YIG FILTERS

Highly polished spheres of single crystal YIG (yttrium-iron-garnet), have a property called ferrimagnetic resonance. Basically, the ferrimagnetic resonance phenomenon can be explained in terms of spinning electrons creating a net magnetic moment in each molecule of a YIG crystal (see Figure A). Viewing the material macroscopically, there is no net effect because the magnetic dipoles associated with each molecule are randomly oriented (see Figure B). The application of an external magnetic biasing field, HDC, causes the magnetic dipoles to be aligned in the direction of the biasing field (see Figure C).

An RF field can be used to create an orthogonal magnetic force. If the frequency of the RF field coincides with the

natural precession frequency, there is a strong interaction called ferrimagnetic resonance (Figure D).

Figure E shows the basic elements of a YIG bandpass filter. The filter consists of a YIG sphere at the center of two loops. The two loops are perpendicular to each other and to the dc biasing field, $H_{DC}.$ One loop carries the RF input and the other the RF output. When the RF signal frequency is the same as the natural precession frequency of the YIG, there is strong coupling between the input and output loops. Thus RF can only pass through the YIG filter at resonance. The resonant frequency is a linear function of the magnetic biasing field, $H_{DC}.$ Generally, H_{DC} is provided by locating the YIG spheres between the poles of an electromagnet, and tuned by varying the current to the magnetic coils.



	·					f :
		·	e	٠.		
	·					
					3	
						:
						ч
						•

SECTION 5

MAINTENANCE & SERVICE

5-1. GENERAL

5-2. This section provides instructions, procedures, and information necessary to maintain, troubleshoot, and repair the EIP Autohet Microwave Counter.

5-3. FUSE REPLACEMENT

5-4. The counter uses one fuse, located on the rear panel. For proper operation, use only the fuse specified below; do not increase fuse rating or change fuse type. Set 115/230 slide switch on rear panel to match nominal power line voltage.

For 115 VAC operation: use a 1.5A, Slow-Blow, 3AB/MDX type fuse.

For 230 VAC operation: use a 0.75A, Slow-Blow, 3AB/MDL type fuse.

5-5. AIR CIRCULATION

5-6. During operation of the counter, the internal fan draws in cooling air through the vents in the enclosure. If these vents are blocked, the temperature inside the enclosure may rise to the point where counter stability is reduced, and component life shortened.

5-7. COUNTER SERVICING

- 5-8. Recommended Service Procedures:
 - a. To remove plug-in PC Boards: Ease board out of socket by lifting up on board handles. Remove carefully to avoid placing strain on any connecting cables.
 - b. To unplug flat ribbon cables: Turn off power to counter. Use an IC Extractor Tool (EIP Part 5000094 or equivalent) to unplug connector.
 - c. To remove PCB socket locating key: Key <u>must</u> be turned 90° before removal from or re-installation into socket, to avoid contact damage. Use long-nose pliers for removal or insertion.
 - d. A Troubleshooting Kit (EIP Part 2000005) is available to facilitate adjustments and repairs of the counter. Contents include PCB Extender Cards, IC Removal Tool, Summing Amplifier, adapter cables and connectors.
 - e. Internal cable and harness routing is shown both on a label attached to the top cover of the counter, and in Figure 9-2.

- f. Circuit descriptions of PC Board and modular assemblies are shown on the same pages as the related schematic diagram and component locator in Section 9.
- g. Troubleshooting Trees shown later in this section are intended only as a guide, and do not describe every possible failure situation. To speed troubleshooting of a board: replace the board with a known good one.
- h. A listing of recommended test equipment for servicing, calibration, and performance testing, is given in Table 5-1. Other equipment may be used provided performance equals or exceeds that listed.
- i. A Schematic Diagram of a Summing Amplifier used in certain counter tests, is shown in Figure 5-1. This unit may be constructed by the user, or may be purchased directly from EIP (Part Number 2010050).

5-9. Servicing Precautions

- a. The Video Amplifier (A204) and the Source/Amplifier (A201) should be replaced rather than being serviced in the field, due to the specialized test equipment and procedures required for recalibration.
- b. If Converter Control 2 (A202) is repaired either at EIP or in the field, recalibration in its associated counter will be required for proper counter operation.

CAUTION

DO NOT ATTEMPT REPAIR OR DISASSEMBLY OF THE FOLLOWING COMPONENTS: YIG/COMB GENERATOR (A207), MIXER (A205), INPUT ATTENUATOR (A206), OR TIME BASE OSCILLATOR (TCXO OR OVEN OPTION).

5-10. FACTORY SERVICE


5-11. If the counter is to be returned to EIP for service or repair, BE SURE TO INCLUDE THE FOLLOWING INFORMATION WITH THE SHIPMENT: *

- a. Name and address of owner.
- b. Model and complete serial number of counter.
- c. A COMPLETE description of trouble (e.g. under

			Se	Section 5 - Service				
er de				Se	ctio	tion 6 – Calibration		
FOURDMENT DESCRIPTION		T	1		Se	ction 7	- Perf	ormance
EQUIPMENT DESCRIPTION	MFR.	MODEL						
Signal Source:					į			
(1) 20 Hz - 10 MHz	HP	651B	x		ж			
(2) 10 MHz - 1 GHz	Wavetek	2001B	х	x	x	-		
(3) 1 GHz - 12.4/18 GHz	S-D	521-series	x	x	x	1		
Oscilloscope (Main Frame)	HP	180G	х	x		1		
Dual Channel Ampl. (Plug-In)	HP	1801A	х	х		1		
Delayed Time Base (Plug-In)	HP	1821A	x	х		†		
Digital Voltmeter (4½ digit)	Dana	4800	х	x				٠٠,
Power Meter	HP	432B	x	х	ж	'		
Thermistor Mount (10 MHz-18 GHz)	HP	8478	x	х	х			·
Frequency Standard	HP	105A		х				
VLF Comparator	HP	117A		х				
Summing Amplifier *	EIP	2010050*	х	x				
Variable 115 Vac Source	Staco	3PN501			х			
Extender Card	EIP	2020021	ж	х				
Adapter Cable (SMC to BNC)	EIP	2040015	х	ж	—			
Misc. attenuators, adapters and cables			x	x	x			

^{*} See Figure 5-1.

TABLE 5-1. RECOMMENDED TEST EQUIPMENT



what conditions did trouble occur? What was the signal level? What associated equipment was attached or connected to the counter? Did that equipment fail too?)*

- d. Name and telephone number of someone familiar with the problem, who may be contacted by EIP for any further information if necessary.
- Shipping address to which counter is to be returned; include any special shipping instructions.
- f. Pack the counter as follows:
 - (1) Wrap the counter in plastic or heavy kraft paper, and repack in the original shipping container (if still available) using the original packing material.
 - (2) If the original container and packing material are no longer available, use a heavy (275 lb. test) double-walled carton, with approximately 4" of suitable packing material between the inner and outer walls, with additional packing material as required between the counter and the inner carton. Seal with strong filamentary tape or strapping.
 - (3) Mark the shipping container to indicate that it contains fragile electronic instruments. Ship to EIP at address shown on title page of this manual.
- * A COUNTER REPAIR AND RETURN FORM IS BOUND INTO THE BACK OF THIS MANUAL. IF THE FORM IS MISSING, PLEASE SUPPLY THE INFORMATION REQUESTED IN THE ABOVE PARAGRAPH.

5-12. TROUBLESHOOTING

5-13. MALFUNCTION AT TURN ON

- 5-14. If the counter fails to turn on (no display, no fan, etc.), make the following checks:
 - a. 115/230 switch at proper setting.
 - b. Power cord plugged into counter and into AC power source.
 - Correct AC power available at source.
 - d. Counter fuse good.
 - e. POWER switch at "On" position (button depressed and green indicator showing).
 - PC Boards and connectors are properly engaged.
 - g. Counter power supply voltages correct (measured on Counter Interconnect PC Board A113).

5-15. FAILURE TO INDICATE ALL ZEROS

- 5-16. If counter turns on, but fails to indicate all zeros with no applied signal, CHECK THAT:
 - a. No RESOLUTION switches are depressed.
 - b. INT/EXT switch is set to INT.
 - c. PC Boards and connectors are properly engaged.
 - d. Counter Power Supply (A107) voltages correct.
 - e. Perform Visual Display Test by pressing TEST and RESET switches simultaneously; display should show "8" in all decade positions.
 - f. If counter fails the Visual Display Test, refer to Troubleshooting Tree Figure 5-2. If counter displays all eights but a digit is missing, refer to Figure 5-3. If the display does not show all zeros when it should, refer to Figure 5-4.

5-17. MALFUNCTION IN SELF TEST

- 5-18. If counter turns on, but fails to indicate a reading of 10 000 000 (10 MHz) in the TEST mode, CHECK THAT:
 - a. Counter indicates all zeros with no applied signal.
 - b. PC Boards and connectors are properly engaged.
 - c. Counter Power Supply (A107) voltages correct.
 - d. Counter passes Visual Display Test (para. 5-16).
 - e. Refer to Figure 5-5.

5-19. MALFUNCTION IN BAND IB (10 MHz to 300 MHz)

- 5-20. If counter fails to read frequency correctly, CHECK THAT:
 - a. Counter is set to Band IB (10 MHz 300 MHz position).
 - b. A signal is applied to the Band I input connector. The signal level and frequency should be as specified for Band IB.
 - c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
 - d. Counter passes Visual Display Test (para.5-16).
 - e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
 - f. Refer to Figure 5-6.

5-21. MALFUNCTION IN BAND IA (20 Hz to 135 MHz)

- 5-22. If counter fails to read frequency correctly, CHECK THAT:
 - a. Counter is set to Band IA (20 Hz 135 MHz position).
 - b. A signal is applied to the Band I input connector. The signal level and frequency should be as specified for Band IA.
- c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
- d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- Counter operates properly in Band IB.
- g. Refer to Figure 5-7.

5-23. MALFUNCTION IN BAND II (100 MHz to 850 MHz)


- 5-24. If counter fails to read frequency correctly, CHECK THAT:
 - a. Counter is set to Band II (100 MHz 850 MHz position).
 - b. A signal is applied to the Band II input connector. The signal level and frequency should be as specified for Band II.
 - c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
 - d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- Prescaler PC Board (A109) connector and co-ax cables properly engaged.
- g. Counter operates properly in Band IB.
- h. Refer to Figure 5-8.

5-25. MALFUNCTION IN BAND III (825 MHz to 18 GHz)

- 5-26. If counter fails to read frequency correctly, CHECK THAT:
 - a. Counter is set to Band III (825 MHz 18 GHz position.
 - b. A signal is applied to the Band III input connector. The signal level and frequency should be as specified for Band III.
 - c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
 - d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- Counter operates properly in Bands I and II.
- g. Converter Control (A202 and A203) PC Board connectors and co-ax cables are properly engaged.
- h. Refer to Figure 5-9.


5-27. LOCKBOX MALFUNCTION

- 5-28. If counter fails to lock, CHECK THAT:
 - a. Programmed frequency matches related counter operating band.
 - b. Programmed frequency is within specific capture range.
 - Phase Lock Out signal is connected to the FM or phase lock input of the source being locked.
- d. Source being locked has an FM or phase lock input which meets the requirements of the 371.
- e. Refer to Figure 5-10.



VISUAL DISPLAY TEST TROUBLESHOOTING TREE

.








FIGURE 5-4 NON-ZERO DISPLAY TROUBLESHOOTING TREE





NOTE 1: TROUBLESHOOTING OF A106 REQUIRES USE OF A SAMPLING OSCILLOSCOPE WITH A 1 GHz OR GREATER BANDWIDTH. CARE MUST BE EXERCISED TO LOAD CIRCUIT JUNCTION LIGHTLY. MAXIMUM PROBE CAPACITANCE: 1 PF. MINIMUM RESISTANCE: 500 OHMS.

FIGURE 5-6 BAND IB TROUBLESHOOTING TREE






FIGURE 5-7
BAND IA
TROUBLESHOOTING TREE



NOTE 1: TROUBLESHOOTING OF A106 REQUIRES USE OF A SAMPLING OSCILLOSCOPE WITH A 1 GHz OR GREATER BANDWIDTH. CARE MUST BE EXERCISED TO LOAD CIRCUIT JUNCTION LIGHTLY. MAXIMUM PROBE CAPACITANCE: 1 PF. MINIMUM RESISTANCE: 500 OHMS.

FIGURE 5-8
BAND II
TROUBLESHOOTING TREE






FIGURE 5-10 LOCKBOX OPERATION TROUBLESHOOTING TREE

SECTION 6

ADJUSTMENTS & CALIBRATION

6-1. GENERAL

6-2. This section describes the procedures to be followed to correctly adjust the EIP Counter. In general, adjustments should be made only if the instrument is not operating within specifications, or following replacement of components. Test equipment required is specified in Table 5-1. If adjustments do not result in the specified performance, refer to Section 5.

IMPORTANT

Many adjustments are dependent upon previous ones. It is essential that care be taken to perform adjustments in exactly the order presented below. Adjustment locations are shown in Figure 6-1.

6-3. POWER SUPPLY ADJUSTMENT

- 6-4. Prior to any power supply adjustments, the instrument should be allowed to warm-up for at least 20 minutes. All voltages are measured on Counter Interconnect board A113. Adjustments are made according to the following procedure:
 - a. Connect DVM to GND on A113.
 - b. Measure +12 VDC output. Adjust A107R7 until output is $\pm 12.000 \pm .010$ VDC.
 - c. Measure +5 VDC output. Adjust A107R15 until output is +5.000 \pm .010 VDC.
 - d. Measure -12 VDC output. Adjust A107R21 until output is -12.000 \pm .010 VDC.
 - e. Measure -5.2 VDC output. Adjust A107R31 until output is $-5.200 \pm .010$ VDC.

6-5. BAND I ADJUSTMENTS (20 Hz to 300 MHz)

No Band I adjustments are required.

6-6. BAND II ADJUSTMENTS (100 MHz to 850 MHz)

- a. Threshold:
 - (1) Set counter to the Band II (100 MHz 850 MHz) position.
 - (2) Connect a 100 MHz, -15 dBm CW signal to the Band II input connector. Set A109R41 (on Prescaler) to maximum sensitivity.
 - (3) Reduce signal level until counter just begins to miscount.
 - (4) Adjust A109R41 until the reading just drops to all zeros.

6-7. BAND III ADJUSTMENTS (825 MHz to 18 GHz)

- a. For all the following tests, set counter to the Band III (825 MHz 18 GHz) position.
- b. Video Detector Gain (see also Paragraph 6-7g.):
 - (1) Disconnect cable from output of Video Amplifier (A204J2).
 - (2) Connect a 150 MHz CW signal at -6 dBm to Cable A203P2 (W21).
 - (3) Connect DVM to Converter Control 1 Test Point A203TP6.
 - (4) Adjust A203R22 for 300 ± 20 millivolts.
- c. In-Band Detector switching point:
 - (1) Connect sweep generator to A203P2. Set controls as follows:

Sweep Level $265 \; \mathrm{MHz}$ downward to $245 \; \mathrm{MHz}$

evel 0 dBm

Markers

Every 10 MHz

(2) Connect dual trace oscilloscope as follows:

Horizontal

To sweep generator

Ch. A

A203TP4 via vertical output on

sweep generator.




FIGURE 6-1 CALIBRATION ADJUSTMENT LOCATOR

- (3) Adjust A203R64 so the switching spike is coincident with the 250 MHz marker as shown in Figure 6-2.
- (4) Reconnect cable to A204J2.




FIGURE 6-2
IN-BAND DETECTOR SWITCHING POINT

- d. PIN Level Control Threshold:
 - (1) Unplug Source/Amplifier power plug A208J1.
 - (2) Connect a 3 dB pad to the Band III input connector. Apply a +3 dBm, 1.0 GHz, square-wave modulated signal to the pad.
 - (3) Observe the square-wave signal at A204TP1.
 - (4) Adjust A204R61 until the square-wave at TP1 is 90 to 100 mV in amplitude.
 - (5) Reconnect Source/Amplifier power plug.
- e. YIG Driver Offset and Slope:

NOTE: For this adjustment a Summing Amplifier capable of providing a variable DC offset is recommended. One can be constructed as shown in Figure 5-1, or a dual trace oscilloscope with differential inputs (such as HP1200A) may be used if the signal is applied to one side of the differential input, and a variable DC power supply to the other input.

- (1) Connect dual trace oscilloscope as follows:
- Ch. A A203TP6 (Video Detector Output)
 Ch. B A202J3 pin 1 (Ramp) via Summing
 Amplifier

Ext. Trig. A203TP5 (CONVERTER RESET)

- (2) Ground A203TP1.
- (3) Apply a signal of approximately $1.1~\mathrm{GHz}$ at $-15~\mathrm{dBm}$ to Band III input.
- (4) Depress RESET switch.
- (5) With no DC offset applied, adjust Channel B vertical sensitivity so each ramp step is two vertical divisions (approximately 10 mV/div). Set Channel A to 20 mV/div. Set time base to 5 ms/cm and set time base multiplier to X10. Oscilloscope display should appear as shown in Figure 6-3.




FIGURE 6-3
1 GHz COMB LINE IDENTIFICATION

- (6) Reduce the input frequency to 1.0 GHz. When the input frequency is exactly 1 GHz, the center line of the three comb lines on Channel A should null. This identifies the 1 GHz comb line. The 800 MHz comb line is the line preceeding the 1 GHz line.
- (7) Remove the ground from A203TP1 and place it on A203TP2. Depress the RESET switch.
- (8) Adjust YIG Offset A202R49 so the ramp resets at 50% (1 div) of the fourth ramp step (See Figure 6-4).




FIGURE 6-4
YIG DRIVER OFFSET ADJUSTMENT

(9) Tune slowly from 1 GHz to 18 GHz. As the frequency is changed, adjust the DC offset and the horizontal position control of the oscilloscope to maintain the upper portion of the ramp on the display. Above 10 GHz, the time base will need to be increased to 10 msec/div.

As the frequency is changed, adjust YIG slope with A202R53, so the ramp reset occurs in the range of 40 to 60% of the full step amplitude. At 18 GHz, adjust R53 so reset occurs at 60% of the step amplitude.

(10) Recheck YIG Offset A202R49 and readjust at 1 GHz if necessary. If A202R49 is readjusted, it will be necessary to reset YIG Slope A202R53 at 18 GHz.

f. , YIG Delay Correction

- (1) With connections as in paragraph 6.7e, set input frequency to 1 GHz at -15 dBm, and oscilloscope time base control to 10 ms/div., unexpanded.
- (2) Adjust YIG Delay Correction A202R16 so display appears approximately as shown in Figure 6-5.




FIGURE 6-5 YIG DELAY CORRECTION 1

- (3) Set time base to variable (approx. 5 ms/div) and externally trigger oscilloscope from A203P1 pin 12 (DAC 2 ENABLE). Adjust oscilloscope time base so DAC 2 ramp occupies the full screen.
- (4) Adjust A202R16 so the 50% point of the leading edge of the video pulse occurs one division to the right of center of the DAC 2 ramp as shown in Figure 6-6. Note that the point marked "Ramp Start" is 3 ms after DAC 2 ENABLE, and that the point marked "Ramp Center" is *not* the center of of the display.




FIGURE 6-6
YIG DELAY CORRECTION 2

- (5) Tune to 18 GHz and observe the position of the leading edge with respect to DAC 2 "Ramp Center". This should be approximately one division to the left of "Ramp Center".
- (6) If necessary readjust A202R16 until the leading edge of the video pulse is the same distance to the right of "Ramp Center" at 1 $\rm GHz$, as it is to the left of "Ramp Center" at 18 $\rm GHz$.

g. Final Video Detector Gain Adjustment

NOTE: The procedure given in paragraph 6-7b will not result in optimum performance. The following procedure sets the Video Detector gain to give maximum sensitivity without loss of instrument accuracy.

- (1) Set the source power level to $-20~\mathrm{dBm}$, and frequency to $8~\mathrm{GHz}$. Connect source to the Band III input.
- (2) Using the phase locking capability of the 371, lock the source to 8 GHz.
- (3) Reduce input power slowly. At some power level, counter will lose lock.
- (4) Increase power slightly so counter will just achieve lock and a frequency is displayed. Phase lock the source again.
- (5) Displayed frequency should be correct (no reduction in indicated frequency). Increase Video Detector gain (adjust A203R22), and repeat steps
 (3) and (4) until an erroneous count is obtained.
- (6) Once an erroneous count is obtained, begin decreasing Video Detector gain and repeat steps (3) and (4) until frequency indication is either correct, or zero (no LOCK), as power level is varied and counter is reset.

h. Comb Leveling/Bias:

NOTE: The most important function of comb leveling is to insure that spurious mixing products (due to doubling of the comb frequency within the Mixer), do not cause erroneous readings. Thus this leveling procedure insures that maximum output due to these mixing products are below the lock threshold.

(1) Connect oscilloscope as follows:

Ch. A A203TP6 (Video Detector output)
Ext. Trig. A202P1 pin 12 (CONV. RESET)
Time Base 2 ms/div

(2) Ground A203TP1.

(3) Apply a 1.5 GHz signal at +7 dBm; observe the Video Detector signal.

(4) Slowly tune the frequency upward. At some frequencies, a spurious output corresponding to approximately one half the input frequency will be visible.

(5) As the frequency is varied from 1.5 to 18 GHz, adjust A202R69 so no spurious signal has an amplitude in excess of 290 mV. Refer to Figure 6-7 for a typical display. (Vary scope time base as necessary to keep the display on the screen.)

IMPORTANT: Do not attenuate comb lines more than absolutely necessary to maintain maximum spurious outputs of 290 mV. Comb line power relates directly to sensitivity.




FIGURE 6-7
COMB FREQUENCY HARMONIC GENERATION

6-8. TIME BASE CALIBRATION

IMPORTANT

The precision of time base calibration directly affects overall counter accuracy. Reasons for recalibration, and procedures to be used, should be thoroughly understood before attempting any readjustment.

6-9. The fractional frequency error in the frequency indicated by the counter, is equal to the negative of the fractional frequency error of the Time Base Oscillator with respect to its true value. That is:

$$\frac{\Delta f_s}{f_s} = -\frac{\Delta f_t}{f_t}$$

where \mathbf{f}_{S} is the true frequency of the measured signal, and \mathbf{f}_{t} is the true frequency of the Time Base Oscillator. Thus the inaccuracy associated with a frequency measurement, is directly related to the quality of the Time Base Oscillator, and a measure of the precision with which it was originally adjusted.

6-10. TCXO CALIBRATION

6-11. The standard time base oscillator used in the counter is a temperature-compensated crystal oscillator: a TCXO (A116). The highest and lowest actual measured frequencies of this oscillator will differ by no more than 2 parts in 10⁶ if the temperature is varied slowly from 0° to +50°C. Therefore, an indicated measurement will exhibit the same fluctuation even though the signal being measured is not changing. To center this fluctuation on the true value of the measured signal, each TCXO has imprinted on its side, the frequency to which it must be set at +25°C. The calibration procedure for this adjustment is described in Paragraphs 6-15 through 6-17.

6–12. At approximate room temperature (+25 °C.), the slope of the frequency vs. temperature curve, is normally no worse than –1 x 10^{-7} parts per °C. Therefore, if the counter is used in an ordinary laboratory environment, the TCXO may be set as close to 10 000 000 Hz as desired. In this environment, a peak-to-peak temperature variation of 5 °C. will result in a measured signal error due to oscillator temperature characteristics of no more than \pm 2.5 x 10^{-7} parts. Refer to Paragraphs 6–23 through 6–26 for a recommended adjustment procedure.

6-13. Another source of inaccuracy in the measured signal due to the Time Base Oscillator originates in the natural aging characteristic of the crystal. Aging refers to the long term, irreversible change in frequency, generally in the positive direction, which all quartz oscillators

experience. The magnitude of this frequency-fluctuation in the TCXO is specified to be less than 3 x 10^{-7} parts per month. This may be expected to improve in time to be no worse than 1 x 10^{-5} parts per year in continuous service.

6-14. Error due to aging adds directly to error due to temperature perturbations. Thus the frequency of recalibration is dependent upon the overall accuracy requirement of the counter and its environment. For example: If the counter is subjected to the full operating temperature range, and initially adjusted properly, then one month later, the inaccuracy over temperature could be expected to vary from $\pm 1.3 \times 10^{-6}$ parts, to $\pm 0.7 \times 10^{-6}$ parts.

6-15. TCXO CALIBRATION PROCEDURE

NOTICE

For both TCXO recalibration methods: Remove top cover of counter. Connect counter to reliable power source. Note ambient temperature.

6-16. METHOD 1:

- a. Measure the frequency of the TCXO at the rear panel 10 MHz IN/OUT connector, with a second counter of known calibration accuracy.
- b. Adjust the TCXO if necessary, by turning the calibration screw on the TCXO case until the measured frequency is the same as that shown on the TCXO calibration label.

6-17. METHOD 2:

- a. Apply a 10 000 000 Hz signal from a frequency standard or other oscillator of suitable accuracy and stability to the Band I input of the counter. All RESOLUTION switches should be set to display all the digits including the 1 Hz digit.
- b. Adjust the TCXO until the indicated reading on the counter is offset from 10 000 000 Hz by the negative of the frequency shown on the TCXO. For example: If the TCXO calibration label shows a frequency of 10 000 003 Hz, adjust the TCXO until the displayed reading shows 9 999 997 Hz.

6-18. OVEN STABILIZED OSCILLATOR CALIBRATION

- 6-19. If one of the Oven Stabilized Oscillator options is installed in the counter (see Section O), the effects of temperature perturbations and aging must still be considered, although the magnitude of these inaccuracies associated with each oscillator are greatly reduced.
- 6-20. Full benefit of the Oven Stabilized Oscillator characteristics can only be realized if the Oscillator is running continuously: that is, with the counter always connected to a source of AC power. Under these conditions,

the perturbations in frequency will generally be in the positive direction for either an increase or decrease in temperature from $+25\,^{\circ}\text{C}$. The aging characteristic is also generally in the positive direction.

6-21. The frequency of readjustment of the Oven Stabilized Oscillator is determined by the level of accuracy required. A method of adjusting the oscillator to an inaccuracy of less than 1 x 10^{-9} parts, relative to a standard, is given in Paragraphs 6-22 through 6-26.

6-22. OVEN STABILIZED OSCILLATOR TEST PROCEDURE

NOTE: This procedure is also usable with the TCXO under the conditions described in Paragraph 6-12.

6-23. TEST EQUIPMENT REQUIRED:

See Table 5-1.

6-24. Figure 6-8 shows the test set-up for determining the frequency of the Oven Stabilized Oscillator (A112). The frequency inaccuracy, relative to a standard, is determined by observing the drift of the oscilloscope pattern. The fractional frequency offset is computed from:

$$\frac{T_{drift of zero crossing}}{T_{observation time of drift}} = \frac{\Delta f}{f}$$

For example: If the pattern drifts at a rate of .01 microsecond every 10 seconds, the frequency is in error by 1 part in 10^9 .




FIGURE 6-8 TIME BASE CALIBRATION

6-25. All frequency checks and adjustments should be made only after the Oven Stabilized Oscillator has been connected to its operating power supply for 24 hours. If the oscillator has been disconnected from its power source for more than 24 hours, it may require 72 hours of continuous operation to achieve the specified frequency aging rate (refer to paragraph 7-12).

6-26. TO MEASURE OSCILLATOR FREQUENCY:

- a. Connect the counter's internal oscillator output signal from the 10 MHz IN/OUT connector (on the rear panel of the counter) to the vertical input of the oscilloscope.
- b. Trigger oscilloscope externally with the frequency standard. The VLF Comparator is used to determine the absolute frequency of the standard.
- c. Set oscilloscope sweep rate to 0.1 $\mu\,sec/cm$ and expand X10; this results in a sweep rate of .01 $\mu\,sec/cm$.
- d. Adjust oscilloscope vertical controls for maximum gain.
- e. Determine the frequency difference (see para.6-24).
- f. Horizontal drift of oscilloscope display in µ sec/sec, is a measure of the difference between the frequency standard and the counter oscillator frequency. If the difference is excessive for the desired counter application, vary the TIME BASE ADJUST control on the rear panel of the counter until the pattern stops drifting. NOTE: For highest accuracy, the counter should be operated for 72 hours prior to adjustment.

6-27. LOCKBOX ADJUSTMENTS

No lockbox adjustments are required.

6-28. Instrument calibration is now complete.

		·	
			-

SECTION 7

PERFORMANCE TESTS

7-1. GENERAL

7-2. The purpose of this section is to enable the user to verify that the counter meets specifications over the entire frequency range.

7-3. VARIABLE LINE VOLTAGE

7-4. During the performance tests the counter should be connected to the power source through a variable voltage device so that line voltage may be varied $\pm~10\%$ from nominal (115 or 230 Vac) to assure proper operation of the counter under various supply conditions.

7-5. RECOMMENDED TEST EQUIPMENT

7-6. See Table 5-1 for recommended test equipment. Other equipment may be used provided that performance is equal to, or better than, that listed in the table.

7-7. PERFORMANCE TESTS

- 7-8. RANGE AND SENSITIVITY BAND IA (20 Hz to 135 MHz)
 - a. Set controls as follows:
 - (1) SAMPLE RATE: Fully counter-clockwise.
 - (2) BAND SELECT: 20 Hz 135 MHz range.
 - (3) TIME BASE switch: Set to INT.
 - b. Connect signal source output to Band I input via 50 ohm shunt feedthru resistor (to terminate source).
 - c. Set signal level to 25 mV rms (-19 dBm into 50 ohms).
 - d. Vary signal from 20 Hz to 135 MHz (changing signal source as required). Counter should display correct input frequency.
- 7-9. RANGE AND SENSITIVITY BAND IB (10 MHz to 300 MHz)
 - a. Set controls as follows:
 - (1) SAMPLE RATE: Fully counter-clockwise.
 - (2) BAND SELECT: 10 MHz 300 MHz range.

- (3) TIME BASE switch: Set to INT.
- b. Connect signal source output to Band I input.
- c. Vary signal frequency from 10 MHz to 300 MHz at
 -20 dBm (22 mV rms) power level. Counter should display correct input frequency.
- 7-10. RANGE AND SENSITIVITY BAND II (100 MHz to 850 MHz)
 - a. Set controls as follows:
 - (1) SAMPLE RATE: Fully counter-clockwise.
 - (2) BAND SELECT: 100 MHz 850 MHz range.
 - (3) TIME BASE switch: Set to INT.
 - b. Connect signal source output to Band II input.
 - c. Vary signal frequency from 100 MHz to 150 MHz at
 -15 dBm (40 mV rms) power level. Counter should display correct input frequency.
 - d. Change level to -20 dBm (22 mV rms). Vary frequency from 150 MHz to 850 MHz. Counter should display correct frequency.
- 7-11. RANGE AND SENSITIVITY BAND III (825 MHz to 18 GHz)
 - a. Set controls as follows:
 - (1) SAMPLE RATE: Fully counter-clockwise.
 - (2) BAND SELECT: 825 MHz 18 GHz range.
 - (3) TIME BASE switch: Set to INT.
 - b. Connect leveled source output to Band III input.
 - c. Vary signal frequency from 825 MHz to 18 GHz at the following levels:

825 MHz - 1.1 GHz -25 dBm (12 mV rms) 1.1 GHz - 12.4 GHz -30 dBm (7 mV rms) 12.4 GHz - 18.0 GHz -25 dBm (12 mV rms)

Counter should display correct input frequency.

```
ALLEN-EROLEY CONTROLEY SOLMILWAUKEE, WI 53204

ALLEN-EROLEY CONTROLEY SOLMILWAUKEE, WI 53204

ALLEN-EROLEY CONTROLEY SOLMILWAUKEE, WI 53204

AMERICAN PAMCOR INC., PAOLINE, TRANSCURP., BROADVIEW, IL 60153

AMERICAN PAMCOR INC., PAOLINE, TRANSCURP., BROADVIEW, IL 60153

AMERICAN PAMCOR INC., PAOLINE, TO 19501

SEMICONDUCTOR DIV., MOTOGROLA INC., PHOENIX, AZ 85008

GENERAL RESISTANCE DIV., CHRONETICS INC., MY. VERNON, NY 10550

PRECISION MONDLITHICS, SANTA CLARA, CA 95050

PRECISION MONDLITHICS, SANTA CLARA, CA 95050

FAIRCHILO SEMICONDUCTOR. MOUNTAIN VIEW. CA 94040

C AND K COMPONENTS INC., WARTERTOWN, NA 02172

CTS OF BERNE INC., SERRE, IN 46711

ITELEDYNE RELAYS, HAWTHORNE, CA 90250

ITELEDYNE RELAYS, HAWTHORNE, CA 90250

SEMICON COMPONENTS INC., SAN DIEGO, CA 92112

SENICON COMPONENTS INC., SAN DIEGO, CA 9212

AMERICAN COMPONENTS INC., SAN DIEGO, CA 92014

INTESSICION COMPONENTS INC., SAN DIEGO, CA 92001

VARADYNE INDUSTRIES SAN DIEGO, INC., SANTA CLARA, CA 95050

PAMOTOR INC., SEURLINGAME, CA 94010

VARADYNE INDUSTRIES, SANTA MONICA, CA 94040

INTERSICINC, COPERTINO, CA 95014

LITTOMIX INC., CUPERTINO, CA 95014

GUESTAL COLOR SOLVER SOLVER SOLVER SOLVER SOLVER SOLVER SOLVER SOLVER SOLVER S
    01121
      02660
      04618
04713
05591
     06665
     09353
  11532
    14099
  14298
14433
20754
21793
23880
23936
26654
  28480
32293
  34649
50522
50579
56289
  70903
     71400
  71590
71785
  72136
72259
  72982
73138
 75915
76854
  80031
  80294
84518
84518
  86797
88140
91637
95275
96341
 98291
  99800
                                                                FOLLOWING MERS DO NOT HAVE FSCM NUMBER MOLEX INC.*LISLE.IL 60532
STETTNER-THRUSH.CAZENOVIA.NY 13035
PLESSEY ELECTRO-PRODUCTS.LOS ANGELES.CA 90066
R-OHM CORPORATION.IRVINE.CA 92664
CALIFORNIA EASTERN LAGS..BURLINGAME.CA 94010
DATA DISPLAY PRODUCTS.LOS ANGELES.CA 90009
ANY MANUFACTURER OF THIS PRODUCT
CCCCA
8000B
0000L
COCCX
```

TABLE 8-2. LIST OF MANUFACTURERS

EIP P/N	ITEM DESCRIPTION	MFR	MFR PART NUMBER
2010061 2020109 2030010-01 2030010-02 2030010-03	ASSY:FRNT END.CONVERTER PCB ASSY:KEYBOARD OSC.OVENIZED:5X10-9 OSC.OVENIZED:1X10-9 OSC.OVENIZED:5X10-10	EIP EIP EIP EIP	(PN DIO) 371
2040014 2040152 2100002 2100005 2150001 2150003	ASSY:HARNESS ASSY:CABLE+FLEX+CU-AX CAP:CHIP +001UF 20% 50V CAP:CHIP 150PF 100V CAP:CER +001UF 20% 1KV CAP:CER +001UF 20% 100V CAP:CER +002UF 20% 1KV	EIP 95275 26654 56289 56289 56289	371(W34) VJ1210A102MF 38N10QS151K 5GA-D10 1G-S10 5GA-D20
2150005 2150006 2150008 2150009 2150010 2150999	CAP:CER .02UF 20% 100V CAP:CER .005UF 20% 100V CAP:CER .05UF 20% 100V CAP:CER .05UF 20% CAP:CER-SELECT AT TEST	56289 56289 56289 71590 56289	TG-520 TG-050 TG-550 UK20-503 TG-XXX
2160002 2160004 2160005 2160006 2160007 2160008	CAP:CER 1.0PF NP0 500V CAP:CER 10PF NP0 500V CAP:CER 12PF NP0 500V CAP:CER 15PF NP0 500V CAP:CER 2.2PF NP0 500V	72982 72982 72982 72982 72982 72982 72982	301000C0K0109C 301000C0H0100C 301000C0G0120C 301000C0G0180J 301000C0G0180J 301000C0J0229C
2160010 2160013 2160015 2160016 2160999 2200001	CAPICER 24PF NPU 500V CAPICER 4.7PF NPU 500V CAPICER 8.2PF NPU 500V CAPICER 20PF NPU 500V CAPICER-SELECT AT TEST CAPIELEC 1250UF 50V	72982 72982 72982 72982 72982 72982 80031	301000CDG0240J 301000C0H0479C 301000CDG0200J 301000CDG0XXXX 39CS50GL1291
2200010 2200011 2200012 2250001 2250002 2250003	CAP:ELEC #500UF 25V CAP:ELEC 40000UF 15V CAP:MICA 100PF 5% 500V CAP:MICA 100PF 5% 500V CAP:MICA 1000PF 5% 500V	80031 80031 72136 72136 72136	91525HA852 91515JB444 39C515JP113 DM15CD10D0 DM15CD10DD DM15CD101JO DM15CD102JO
2250005 2250006 2250007 2250008 2250009 2250011	CAP:MICA 150PF 5% 500V CAP:MICA 2.0PF 5% 500V CAP:MICA 20PF 5% 500V CAP:MICA 200PF 5% 500V CAP:MICA 220PF 5% 500V	72136 72136 72136 72136 72136 72136	DM15CD151JG DM15CD20JG DM15CD20JG DM15CD20JG DM15CD201JG DM15CD201JG
2250012 2250014 2250017 2250021 2250021 2250025	CAP:MICA 27PF 5% 500V CAP:MICA 33PF 5% 500V CAP:MICA 47PF 5% 500V CAP:MICA 56PF 5% 500V CAP:MICA 68PF 5% 500V	72136 72136 72136 72136 72136 72136	DM15CD270J0 DM15CD330J0 DM15CD470J0 DM15CD471J0 DM15CD560J0 DM15CD680J0
2250026 2250031 2250099 2260001 2300003 2300005	CAP:MICA 680PF 5% 500V CAP:MICA 7.0PF10% 500V CAP:MICA SELECT AT TEST CAP:MICA 150PF 5% 500V CAP:TANT .15UF 35V CAP:TANT .47UF 35V	72136 72136 72136 72136 14433	DM15CD681JG DM15CD7R0KO DM15CDXXXXO DM10CD151JO TAG20-0-15/35-50 TAG20-0-47/35-50
80000ES 01000ES 71000ES 02000ES	CAP:TANT 1.0UF 35V CAP:TANT 10UF 16V CAP:TANT 33UF 10V CAP:TANT 47UF 6.3V CAP:TANT 4.7UF 20% 16V	14433 14433 14433 14433 14433	TAG20-1-0/35-50 TAG20-10/16-50 TAG20-33/10-50 TAG20-47/6-3-50 TAG20-4-7/16
2300022 2300023 2300024 2300025 2350001 2350002	CAP:TANT 47UF 20% 16V CAP:TRIM 2-8PF 250V CAP:TRIM 5.5-18PF 250V	14433 14433 14433 14433 00008	TAG20-22/20-20 TAG20-33/20 TAG20-100/6.3 TAG20-47/16-20 10S-T-22-2/8 10S-T-22-5.5/18
2350003 2350017 2350022 2350024 2610010 2610017	CAP:TRIM 8-25PF 250V CAP:FDTH:RF FILTER:SKPF CAP:TRIM 5-5-18PF 250V CAP:FLM .039UF 10% 100V CONN:JACK:BLKHD:RECPT CONN:PLUG:PC RCPT:STR CONN:JACK:PC RCPT:STR	00008	105-T-22-8/25 859556-1 105-T-24-5-5/18 225P39391WD3 51-045-0000 52-052-0000 51-051-0000
2610018 2610024 2620006 2620012 2620014 2620016	CONNIBRC BLKHD TR5 FNSH CONNIPC WAFER 6PIN ML CONNIPC WAFER 9PIN ML CONNIPC WAFER 4PIN ML CONNIPC WAFER, 6PIN ML CONNIPC WAFER, 6PIN ML CONNIPC EDGE 18PIN	91836 0000A 0000A	S1-031-000 KC-79-35 09-18-5061 09-18-5091 09-60-1041 19-60-1061 1-583407-8
2620018 2620019 2620027 2620029 2620030 2620031 2620042	CONNIPC EDGE BPIN JACKIPC .080 PIN FML CONNIPC RT AN.3PIN. ML CONNIPC RT AN.4PIN. ML CONNIPC RT AN.7PIN. ML	04618 71279 0000A 0000A 0000A	\$83407-9 3398-01-03 09-66-1031 09-66-1041 09-66-1071 09-60-1091
2620044 2620047 2630002 2630003 2630009 2630010	CONN:PC WAFER:12PIN: ML CONN:PC WAFER: 5PIN: ML SOCKET: 16 PIN:NYLON SOCKET: 14 PIN:NYLON SOCKET: 14 PIN: IC SOCKET: 16 PIN IC	0000A	09-60-1121 09-60-1051 A-4497-16 A-4497-14 14-N-DIP 16-N-DIP

EIP P/N	ITEM DESCRIPTION	MFR	MFR PART N	IUMBER
2640004 2640005	CUNN SOPIN Receptacle	02660 82389	57-40500 EAC-301	
2700827 2704001	DIODE: 6.2V ZENER DIODE: RECT	04713	1N827 1N4001	
2704154 2704370	DIODE: GEN PURP DIODE: 2.4V ZENER	07263	1N4154	
2704757	DIODE: SIV ZENER	04713 04713	1N4370 1N4757	•
2705225 2705227	DIODE: 3.0V ZENER DIODE: 3.6V ZENER	0000X 04713	1N5225 1N5227	
2705230 2705231	DIODE: 4.7V ZENER DIODE: 5.1V ZENER	04713 04713	1N5230 1C231	*
2705234 2705237	DIODE: 6-2V ZENER DIODE: 8-2V ZENER	04713	1N5234 1N5237	
2705711 2710004	DIGDE: HOT CARRIER DIODE: HOT CARR	28480 07263	1N5711 FH1100	
2710006 2710012	DIGDE: HOT CARR DIGDE: VOLT VAR CAP	28480	5082-2800	
2710013 2710014	DICCE:LO LKGE+DUAL	04713 32293	MV109 DX100	
2710016	DIODE: MTCH PR:FH1100 DIODE: HOT CARRIER	EIF 28480	2710004 5082-2835	
2710019 2710022	BRDG RECT DIDDE: FIN	14099 96341	\$8MB1 NA47110	
2710028 2710029	BRDG RECT BRIDE RECT	04713 04713	MDA990-1 MDA970-1	
2710031 2710033	DIODE GRADED: 1 N9608-01 DIODE: TUNNEL SWITCHING	EIP 20754	2730960 G00010C	
2720963 2735235	DIODE: 12V ZENER DIODE: 6.8V ZENER	04713 04713	1N963A 1N5235B	
2800004 2800008	IC:NUMERIC IND. RED LAMP, LED: GREEN	28480 50522	5082-7730 NV5253	
2800014 2800015	LAMP:LEO,YEL DIFFUSED	50522	EZEZV#	
2800016	LAMP:LED.RED LAMP:LED.GRN.HI-BRIGHT	50579 00001	DL-34M PCV125-8G	
3000937 3007400	IC:HEX INVERTER IC:QUAD ZINP NAND GATE	XODOO	937N 7400N	
3007401 3007404	IC:QUAD ZINP NAND GATE IC:HEX INVERTER	X0000 X0000	7401N 7404N	
3007405 3007408	IC:HEX INVERTER IC:QUAD ZINP AND GATE	X0000 X0000	7405N 7408N	
3007411 3007417	IC:TRI JINP AND GATE IC:HEX BUFFER/DRIVER	0000X	7411N 7417N	
3007420 3007427	IC: DUAL 41NP NAND GATE IC: TRIPLE 31NP NOR GATE	COOCX	7420N	
3007432 3007442	IC:QUAD 2INP OR GATE	X0000	7427N 7432N	
3007447	IC:8CD/DEC DECODER IC:8CD/7SEG DECODER	X0000 X0000	7442N 7447N	
3007454 3007473	IC: AWIDE ZINP ADI GATE	XOOOO	7454N 7473N	
3007475 3007476	IC:QUAD LATCH IC:DUAL J-K F/F	X0000 X0000	7475N 7476N	
3007490 3007493	IC:DECADE COUNTER IC:4811 BINARY COUNTER	XOOOO	7490N 7493N	
3008097 3008601	IC:HEX BUFFER IC:RETAIG ONE SHOT	X0000 X0000	8097N 8601N	
3010616 3010637	IC:UHF COUNTER-DIVIDE/4	0000C	SP86168 SP86378	
3011039 3011408	IC: QUAD TRANSLATOR IC: 8-BIT D/A CONVERTER	XOOOO	1039F 1408L6	
3014044 3022206	IC:PHASE/FREQ DETECTOR IC:FUNCTION GENERATOR	0000X	4044P	
3034010	IC:HEX BUFFER/CONVERTER		2206CP 4010AE	
3034014 3034511	IC:P IN/S OUT BBIT SR IC:BCD-7SEG DECODR/DRVR		4014 AE 45118E	
3035009 3037530	IC:P CHAN MOS DIVIDER IC:MULTIPLYING D/A CONV	X0000	5009N 7530JN	
3040001 3040304	IC:OP AMPL;HI SLEW RATE	06665 0000X	0P-01CJ 304	
3040305 3040318	IC:VOLY REG IC:OP AMPL	X0000 X0000	305 N81E	
3040417 3040555	IC:BROAD BAND AMPL IC:TIMER.LINEAR	X0000	417 555V	
3040741 3041458	ICIOP ANPL	X0000	741CN 1458P1	
3041741	IC:OP AMPL.HI SLEW RATE	KOOOO	1741SCP1	
3043049 3044136	IC:QUAL/BIFF AMPL IC:QUAD OF AMPL	X0000	3049T 4136FC	
3051702 3054040	IC:2K UV ERASABLE PROM	34649 34649	1702A C4040	
3054201 3070011	IC:CLOCK GENERATOR IC:S IN/P OUT 8BIT SR	34649 0000X	P4201 74L5164P	
3070012 3070013	IC:4-BIT UP/DN CNTR IC:DATA SELECTR/MPXLR	X0000	745168P 74LS157P	
3070014 3072506	ICIDUAL D F/F ECIDUAL COMPARATOR	X0000	74574N 72506N	
3074016 3074123	IC: PROGRM MODULO-N CNTR	X0000	4016P 74123N	
3074153	IC:DUAL 4/1 MULTIPLEXR	0000X	74153N 74153N	

TABLE 8-3 (Continued). MASTER PARTS LIST

```
MFR PART NUMBER
                                                                         ITEM DESCRIPTION
                                                                                                                                                                                                                 MFR
  EIP P/N
                                                               IC:DUAL 2/ALINE DECODR
IC:QUAD 2INP MULTIPLEXR
0000X
IC:PUAL CLOCK W/CLEAR
0000X
IC:DUAL CLOCK W/CLEAR
0000X
IC:DUAL 4-BIT BIN CNTH
1C:DUAL DECADE COUNTER
0000X
IC:DUAL DECADE COUNTER
0000X
IC:DUAL DECADE COUNTER
0000X
IC:DUAL DECADE COUNTER
0000X
IC:CUAL DECADE COUNTER
00000X
IC:CUAL DECADE COUNTER
000
3074157
3074176
3074192
3074196
3074393
3074490
                                                                                                                                                                                                                                                       74157N
74176N
                                                                                                                                                                                                                                                      74192N
74196N
                                                                                                                                                                                                                                                       74393P
                                                                                                                                                                                                                                                       74490P
74H08N
                                                                                                                                                                                                                                                       10105L
3110105
                                                                                                                                                                                                                                                        101311
                                                                                                                                                                                                                                                        10138P
3110138
3112000
                                                                                                                                                                                                                                                        12000P
3112000
3112013
3112014
3114050
3150005
                                                                                                                                                                                                                                                        12013P
                                                                                                                                                                                                                                                        12014P
                                                                                                                                                                                                                                                      4308-3251
DD-0+10
 3510001
                                                                                                                                                                                                                                                      DD-1.00
 3510003
 3510004
                                                                                                                                                                                                                                                      00-2.20
1025-08
1025-00
3510005
3510007
3510008
3510010
3510011
                                                                                                                                                                                                                                                     1025-22
00-0-12
1537-76
712-12
 3520007
                                                                                                                                                                                                                                                    712-12
RC05GFXXXJ
RC05GFXXXJ
RC07GF5RXJ
RC07GF5RXXJ
RC07GFXXXJ
RC20GFXXXJ
RN55C1333F
RN55C202F
RN55C202F
RN55C710F
RN55C7150F
RN55C7150F
RN55C7150F
RN55C7150F
RN55C7147F
   4000XXX
   4000999
   4010XXX
   4010519
   401 0999
402 0XXX
   4051002
   4051332
   4052003
   4053922
4054992
4057151
  4057500
4061101
4061472
4062152
                                                                                                                                                                                                                                                        RN5501472F
RN5502152F
                                                                                                                                                                                                                                                        RN5502261F
   4062261
                                                                                                                                                                                                                                                     RN5502431F
RN5502621F
RN5502621F
RN5502661F
RN5503661F
AME55-C3-2003C
AME55-C3-4003B
T7(10PPM)
RS-28
R25-5-6-5%-1/4W
R255-5-6-5%-1/4W
R252-244F
CC2494F
CC2494F
CC2494F
CC2494F
CC1/2%/UHMS
CYPE 458P158
TYPE 458P158
                                                                                                                                                                                                                                                        RN5502871F
    4062871
    4065621
   4065761
   4068661
    4102003
    4104003
    4108002
   4110003
    4110013
    4120004
    4120008
    4120015
   4120017
4120018
   4130XXX
4130999
   4140030
4140031
4140032
4140033
4140034
4140035
    4140039
                                                                                                                                                                                                                                                         TYPE 458P1
C3/2X/OHMS
C3/2X/XXX
72XWR100
72XWR1K
72XWR5K
    4150999
    4250001
    4250003
    4250005
                                                                                                                                                                                                                                                         72XWR10K
72XWR100K
     4250006
     4250008
                                                                                                                                                                                                                                                         72XWR500
72XWRXXX
     4250009
                                                                                                                                                                                                                                                        72 XWRXXX
3059 J-1-103M
89PR-500
EF8078 / RVF45
4F1793RVF-WS321
SRCE CONT DWG
SRCE CONT DWG
7101H
SF21FCW191
SF21FCW191
47227LFE
555462723-184EA1
900048
     4250999
    4260001
4280009
      4290001
    4500007
       4510001
       4510005
       4510006
       4520006
      4530008
                                                                                                                                                                                                                                                            900048
```

EIP P/N	ITEM DESCRIPTION	MFR.	MFR-PART NUMBER
4703563 4704124	XSTR: NPN XSTR: NPN GP	07263	2N3563
4704125	XSTR: PNP GP	04713 04713	2N4124
4704258	XSTR: PNP RF	07263	2N4126 2N4258
4704401	XSTR: NPN	04713	2N4401
4704416 4704959	XSTR: N-CHAN JEET	04713	2N4416
4705983	XSTRI PNP RF XSTRI NPN PWP	04713	2N4959
4705989	XSTR: NPN PWR XSTR: NPN PWR	04713	2N5983
4710002	XSTR: PNP PWR	04713	2N5989
4710003	XSTR: NPN PWR	04713 04713	MJE370 MJE520
4710007	XSTR: NPN PWR	04713	MJE371
4710009	XSTR: PNP	04713	NJE350
4710010 4710011	XSTR: PNP RF	04713	MPS-HBI
4710012	XSTR:GRADED 2N5179-RED XSTR:GRADED 2N5179-YEL	EIP	4705179
4710013	XSTR:GRADED 2N5179-YEL XSTR:GRADED 2N5179-GRN	EIP	4705179
4710014	XSTRIMTCH PR.2N5179-RED	EIP	4705179
4710015	XSTR MICH PR 2NS179-YEL	EIP	4710011
4710017	ASIRINPN RF SW	04713	4710012 MNT3960
4710018	XSTR: PNP AMPL	04713	MPS~L51
4710019 4710022	XSTR: PNP AMPL	04713	MPS-055
4710023	XSTR: N-CHAN JEET XSTR: PNP RE	01295	TIS73
4710025	XSTR: PNP RF XSTR: NPN RF	01295	A5T4261
4710026	XSTR: NPN RF	04713	MMT2457
4720002	XSTR: NPN RE	0000S 04713	NE734328
4900002	TRANSFORMER. FOWER	EIP	2N3866 SRCE .CONT .DWG .
4900004	TRANSFORMER . POWER	ĔĬP	SPEC CONT DWG
5000012 5000052	FAN.AXIAL.LISVAC	23936	8500
5000055	FUSE HOLDER TILT BAIL	75915	348877
5000056	W N O O A O A O A O A O A O A O A O A O A	21793	453458
5000060	KEY POLARITING DOOR CONN.	86797 04618	RB67-OML.25SHFT
5000079	FUSE: -750A.SB.JAG.250V	71400	530030-1
5000101	TUDE: 1.5A.SB.3AG.250V	71400	A4\E-JON 2\1-1-XOM
5000118	KNUBILEVER SWITCH	76854	3-4464-201
5210023 5210024	COVER . ENCL : TOP	21793	453453
5220002	COVER-ENCL: BOTTOM PAD-RUBBER:ENCL FOOT GUIDE- BCB	21793	453454
5230002	GUIDE, PCB	ETP	N/F:5660004
5440002	LINE CORD SET. 3-COND	EIP	SACE CONT DWG
-	azir bacunp	E0907	17250

TABLE 8-3 (Continued). MASTER PARTS LIST

								Cro 10		
ASSY A1 COMPO	MENTS	U14	U3	2071176	C3 C4	C1	2300015	C12-14 . C15	Ç6 C1	
(BASIC COUNTE		U15	110	3074176	C5-6	C1	2300013	C16	C6	
(BASIC COONTE	10,	U16	U4	2007/15/1	C3-6 C7	C,I	2300010	,010	, C0	
REF	EIP P/N	U17		3007454	C8	C1	2300010	CR1-5		2704154
IXLI	LII 1714	U18	110	3007400	C9	C4		CK1-3		2704134
B1 (FAN)	5000012	U19	U3		C10	C1		Q1-3		4704126
F1 (115V)	5000101	U20	U18	2007/105	CIU	Ci		Q1-3 Q4		4704124
F1 (230V)	5000131	U21		3007405 3007447	CR1-8		2705711	`Q5	Q1	4/04124
J1 (PWR RECPT)		U22		3007447	CR9		2704154	Q5 Q6-7	Q4	
J2 (OPT 09)	2640004	U23-24		3007470	CICS		2704104	Q8-9	Q1	
J3 (OPT 01,06,07)					J1-2		2630009	Q10-15	Q4	*
J4(10 MHz)	2610024				31. 2		2050005	Q16-18	Q1	
J111-112	2610024				Q1-3		4710012	Q19	Q4	
J113 (P/O					Q4		4704124	Q13	44	
SMPL RT KNOB	5000056	PCB ASS	V 4102		Q5		4704126	R1-3		4010222
TILT BAIL	5000055	COUNT			Q6	Q1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	R4-6		4010151
TOP COVER	5210023	P/N: 202			Q7	Q5		R7-9		4010102
BTM COVER	5210024	F/N. 202	20034		Q8	Ų	4710003	R10	R1	.0.0.02
MTG FOOT	5220002	REF .	SAME	EIP P/N	Qu			R11		4010681
AC PWR CORD	5440002	IXL.	J/WL	L11 1711	R1		4010131	R12	R1	
S1 (POWER)	4500008	C1		2300015	R2		4010361	R13	Ŕ7	
S102 (115/230)	4520006	C2-4		21500013	R3		4010200	R14	R4	
S103 (INT/EXT)	4510001	C2 4		2130003	R4		4010221	R15	R1	•
T1 (PWR XFMR)	4900004	J1-5		2630009	R5		4010121	R16		4010473
XF1 (FUSE HLDR		J, J		2030002	R6		4010431	R17	R1	
		R1		4010222	R7		4010301	R18		4010272
		R2		4010122	R8		4010102	R19-20	R1	
PCB ASSY A101		R3	R1		R9		4010222	R21	R18	
COUNT CHAIN 1		R4-17		4010101	R10-12	R8		R22		4010103
P/N: 2020036		R18-19	R2		R13	R9		R23	R18	•
		R20		4010569	R14	R8		R24		4010104
REF SAME	EIP P/N	R21-23	R2		R15		4010330	R25-26	R1	
					R16		4010332	R27		4010101
C1	2150003	U1-2		3007447	R17	R8		R28		4010562
C2	2300015	U3		3007405	R18		4010471	R29	R27	•
C3-4 C1		U4		3074176	R19		4010391	R30	R22	
C5	2250011	U5		3007475	R20		4250009	R31		4010561
C6-10 C1		U6		3074153	R21		4010821	R32-33	R7	
C11-12 C5		U7	U4		R22	R8		R34	R28	
		U8	U5					R35	R7	
J1	2630009	U9	U6		U1		3007405	R36	R11	
	-	U10	U4		U2		3074196	R37	RI	
R1-6	4010332	U11	U5		U3-5		3074176	R38	R28	
R7	4010391	U12	U4		U6		3007442	R39	R22	
R8-11	4010122	U13	U5		U7-10		3007475	R40	R28	
R12	4010222	U14	U6		U11		3007427	R41	. R22	
R13-14 R8	1010101	U15	U4		U12		3007454	R42-43	R28	
R15-21	4010101	U16	U5		U13-14		3074153	R44	R22	
R22 R7		U17	U6					R45	R28	
1.64	2007/100	U18	U4		DOD 400			R46	R22	
U1	3007490	U19	Ų5		PCB ASS		+	R47-48	R28	
U2	3007493	U20		3007432	CONTRO			R49-51	R7	
112					P/N: 202	20010			R11	
U3	3007402	U21	U5		•					
U4	3007402 3007404	U21	US			C 4 1 2 C	EID D/N	R53	R22	
U4 U5 U1		U21	U5 	***		SAME	EIP P/N	R54	R31	:
U4 U5 U1 U6 U4					REF	SAME	•	R54 R55		H010222
U4 U5 U1 U6 U4 U7 U3		PCB ASS	SY A103		REF	SAME	2150003	R54 R55 R56	R31 R7	4010332
U4 U5 U1 U6 U4 U7 U3 U8 U4			SY A103 CHAIN 3		REF C1 C2-3		•	R54 R55 R56 R57-58	R31 R7 R1	4010332
U4 U5 U1 U6 U4 U7 U3 U8 U4 U9 U1	3007404	PCB ASS	SY A103 CHAIN 3	<u>.</u>	REF C1 C2-3 C4	SAME C1	2150003 2300015	R54 R55 R56 R57-58 R59-60	R31 R7 R1 R7	4010332
U4 U5 U1 U6 U4 U7 U3 U8 U4 U9 U1 U10	3007404	PCB ASS COUNT P/N: 20	SY A103 CHAIN 3	EIP P/N	REF C1 C2-3 C4 C5		2150003 2300015 2300010	R54 R55 R56 R57-58 R59-60 R61-62	R31 R7 R1 R7 R22	4010332
U4 U5 U1 U6 U4 U7 U3 U8 U4 U9 U1 U10 U11	3007404	PCB ASS COUNT P/N: 20	SY A103 CHAIN 3 20051		REF C1 C2-3 C4 C5 C6		2150003 2300015 2300010 2150001	R54 R55 R56 R57-58 R59-60 R61-62 R63	R31 R7 R1 R7 R22 R28	4010332
U4 U5 U1 U6 U4 U7 U3 U8 U4 U9 U1 U10 U11 U12 U3	3007404 3007401 3007411	PCB ASS COUNT P/N: 20	SY A103 CHAIN 3 20051		REF C1 C2-3 C4 C5 C6 C7	C1	2150003 2300015 2300010	R54 R55 R56 R57-58 R59-60 R61-62 R63 R64	R31 R7 R1 R7 R22	
U4 U5 U1 U6 U4 U7 U3 U8 U4 U9 U1 U10 U11	3007404	PCB ASS COUNT P/N: 200	SY A103 CHAIN 3 20051	EIP P/N	REF C1 C2-3 C4 C5 C6		2150003 2300015 2300010 2150001	R54 R55 R56 R57-58 R59-60 R61-62 R63	R31 R7 R1 R7 R22 R28	4010332 4010182

U1		3007404	R23	R20		C4		2300015	R1		4130201	F-4
U2		3007405	R24-25		4010391	C5		2300005	R2	-		
U3		3007408	R26		4010103	C6-7	C2				4130271	
U4	U1		R27	R4	1010105	C8-9	C5		R3		4130510	
U5	- '	3007432							R4		4130151	
			R28	R24		C10~11	C2		R5-6		4130680	
U6		3008601	R29	R20		C12		2300020	R7		4010473	
U7		3007400	R30-31	R18		C13	•	2300024	R8-9		4130910	
U8	U6		R32		4010222	C14-15	C2					
U9	U2		R33	R20	1010422	C16-17	C4		R10-11		4130391	
-							C4		R12		4130102	
			R34	R24		C18		2260001	,R13		4130621	
-			R35	R15		C19-20	C2		R14	R12		
PCB AS	SSY A10!	5	R36	R16		C21		2250001	R15	R13		
CONTR	OL 1		R37	R18		C22	C2			T L L		
P/N: 20	020009		R38	R20		C23	02	2250002	R16		4130202	
- ,									R17		4130241	
OFF	CAME	EID D M	R39	R18		C24		2300010	R18		4130472	
REF	SAME	EIP P/N	R40	R20		C25-26	Ç2		R19		4010104	
			R41-42	R18		C27	C1		R20		4010471	
C1-2		2150003	R43	R20		C28-29	C2					
C3		2300010	R44	R15		C30	C1		R21		4130561	
C4-6	C1								R22		4130681	
		3350001	R45	R16		C31~36	C2		R23	R19		
C7		2250001	R46	R20		C37	C4		R24-25		4010103	
C8-11	C1		R47-49	R32		C38	C2		R26		4130473	
C12	C7		R50	R26		C39	C24					
C13		2300015	R51-52	R32		C40-41	C2		R27		4130272	
C14	C7								R28		4010821	
			R53	R15		C42	C4		R29		4010511	
C15	C1		R54	R20		C43	C2		R30		4010101	
C16	C7		R55	R18		C44	C24		R31			
C17-18	C1		R56-57	R32							4010102	
C19	C3		R58		4010472	CR1		2705224	R32		4010510	
C20	C1		1730		4010472			2705231	R33	R12		
						CR2-5		2704154	R34		4010392	
C21	C3		U1		3008601	CR6		2705230	R35		4130120	
C22	C1		U2		3007490	CR7		2735235	R36			
C23	C13		U3		3007402	CR8-11	CR2			Do#	4010221	
C24	C1		U4		3110105	CR12-15	0.12	2710016	R37	R35		
C25	C3							2710016	R38		4010202	
CZJ	CJ		U5		3090002	CR16-17	CR2		R39		4010331	
			U6		3007404	CR18	CR12		R40	R31		
J1		2630009	U7	U2		CR19		2710033	R41			
			U8		3011039	CR20-21	CR2			R12		
Q1		4704258	Ų9	U2	5011055	CR22	0112	2705234	R42	.R31		,
Q2/4		4710014		UZ	0440404			2703234	R43		4010302	
	01	4710014	U10		3110131	CR23	CR12		R44		4010272	
Q3	Q1		U11	U6								
Q4	Q2					CR24-26	CR2			R37	1010212	
Q5			U12		3074155				R45	R32	101,0212	
		4704126			3074155 3007432	CR27	CR2 CR6	2710004	R45 R46	R43	101,0212	
00-7			U13		3007432	CR27 CR28	CR6	2710004	R45 R46 .R47	R43 R44	101,0212	
Q6-7		4704126 4704124	U13 Ų14	110		CR27		2710004	R45 R46 R47 R48	R43	10 ,0212	
		4704124	U13 U14 U15-16	U2	3007432	CR27 CR28 CR29	CR6		R45 R46 .R47	R43 R44	10,0212	,
R1		4704124 4010153	U13 V14 U15-16 U17	U5	3007432	CR27 CR28 CR29 J1-2	CR6	2710004 2610018	R45 R46 R47 R48 R49	R43 R44 R29 R32	10 ,0212	,
R1 R2		4704124 4010153 4010221	U13 U14 U15-16		3007432	CR27 CR28 CR29	CR6		R45 R46 R47 R48 R49 R50	R43 R44 R29 R32 R20	101,0212	
R1		4704124 4010153	U13 U14 U15-16 U17 U18	U5	3007432 3007400	CR27 CR28 CR29 J1-2 J3	CR6	2610018	R45 R46 R47 R48 R49 R50 R51	R43 R44 R29 R32		
R1 R2 R3		4704124 4010153 4010221 4010680	U13 U14 U15-16 U17 U18 U19	U5 U1	3007432	CR27 CR28 CR29 J1-2 J3 J4	CR6 CR2	2610018	R45 R46 R47 R48 R49 R50 R51	R43 R44 R29 R32 R20 R43	4010569	
R1 R2 R3 R4		4704124 4010153 4010221 4010680 4010561	U13 U14 U15-16 U17 U18 U19	U5 U1 U6	3007432 3007400	CR27 CR28 CR29 J1-2 J3	CR6	2610018	R45 R46 R47 R48 R49 R50 R51 R52 R53	R43 R44 R29 R32 R20		
R1 R2 R3 R4 R5		4704124 4010153 4010221 4010680 4010561 4010101	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5	CR6 CR2	2610018 2630009	R45 R46 R47 R48 R49 R50 R51	R43 R44 R29 R32 R20 R43		
R1 R2 R3 R4 R5 R6		4704124 4010153 4010221 4010680 4010561 4010101 4010271	U13 U14 U15-16 U17 U18 U19	U5 U1 U6	3007432 3007400	CR27 CR28 CR29 J1-2 J3 J4	CR6 CR2	2610018	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54	R43 R44 R29 R32 R20 R43	4010569	
R1 R2 R3 R4 R5 R6 R7		4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1 U6	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5	CR6 CR2	2610018 2630009	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54	R43 R44 R29 R32 R20 R43 R44 R20		
R1 R2 R3 R4 R5 R6		4704124 4010153 4010221 4010680 4010561 4010101 4010271	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1 U6	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5	CR6 CR2	2610018 2630009 4710025 4710023	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55	R43 R44 R29 R32 R20 R43 R44 R20	4010569	
R1 R2 R3 R4 R5 R6 R7 R8		4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1 U6	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4	CR6 CR2	2610018 2630009 4710025 4710023 4710026	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56	R43 R44 R29 R32 R20 R43 R44 R20	4010569 4130821	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11	R7	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1 U6	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5	CR6 CR2	2610018 2630009 4710025 4710023 4710026 4710022	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57	R43 R44 R29 R32 R20 R43 R44 R20	4010569	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11	R7	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151	U13 U14 U15-16 U17 U18 U19 U20 U21	U5 U1 U6	3007432 3007400 3035009	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56	R43 R44 R29 R32 R20 R43 R44 R20	4010569 4130821	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151	U13 U14 U15-16 U17 U18 U19 U20 U21 U22	U5 U1 U6 U3	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7	CR6 CR2	2610018 2630009 4710025 4710023 4710026 4710022	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52	4010569 4130821	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14		4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471	U13 U14 U15-16 U17 U18 U19 U20 U21 U22	U5 U1 U6 U3 Y A106	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60	R43 R44 R29 R32 R20 R43 R44 R20	4010569 4130821 4130430	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151	U13 U14 U15-16 U17 U18 U19 U20 U21 U22	U5 U1 U6 U3 Y A106 EQUENO	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471	U13 U14 U15-16 U17 U18 U19 U20 U21 U22	U5 U1 U6 U3 Y A106 EQUENO	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52	4010569 4130821 4130430 4130301	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122	U13 U14 U15-16 U17 U18 U19 U20 U21 U22	U5 U1 U6 U3 Y A106 EQUENO	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16 R17	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122 4010182	U13 U14 U15-16 U17 U18 U19 U20 U21 U22 PCB ASS HIGH FRI P/N: 202	U5 U1 U6 U3 Y A106 EQUENO 0106	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12 Q13-14	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959 4710017	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430 4130301	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16 R17	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122 4010182 4010102	U13 U14 U15-16 U17 U18 U19 U20 U21 U22 PCB ASS HIGH FRI P/N: 202	U5 U1 U6 U3 Y A106 EQUENO	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12 Q13-14 Q15	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430 4130301	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16 R17 R18-19	R5 R7	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122 4010182	U13 U14 U15-16 U17 U18 U19 U20 U21 U22 PCB ASS HIGH FRI P/N: 202 REF	U5 U1 U6 U3 Y A106 EQUENO 0106	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12 Q13-14	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959 4710017	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430 4130301	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16 R17	R5	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122 4010182 4010102	U13 U14 U15-16 U17 U18 U19 U20 U21 U22 PCB ASS HIGH FRI P/N: 202 REF S	U5 U1 U6 U3 Y A106 EQUENO 0106	3007432 3007400 3035009 3007476 CY EIP P/N 2150001	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12 Q13-14 Q15	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959 4710017 4710010	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430 4130301	
R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12 R13 R14 R15 R16 R17 R18-19	R5 R7	4704124 4010153 4010221 4010680 4010561 4010101 4010271 4010331 4010151 4010471 4010821 4010122 4010182 4010102	U13 U14 U15-16 U17 U18 U19 U20 U21 U22 PCB ASS HIGH FRI P/N: 202 REF	U5 U1 U6 U3 Y A106 EQUENO 0106	3007432 3007400 3035009 3007476	CR27 CR28 CR29 J1-2 J3 J4 J5 Q1 Q2-3 Q4 Q5 Q6 Q7 Q8-10 Q11 Q12 Q13-14 Q15	CR6 CR2 J1 J3	2610018 2630009 4710025 4710023 4710026 4710022 4704126 4704124 4710011 4704959 4710017 4710010	R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63	R43 R44 R29 R32 R20 R43 R44 R20 R5 R52 R30 R27	4010569 4130821 4130430 4130301	

Ref												
R68	R65-66		4130560	J1		2620006			2630009	PCB ASS	Y A109	
R86		R52								PRESCAI	.ER	
Ref			4130999	Q1						P/N: 202	0019	
R72			4130390			4705983	J4		2620030	•		
R72	R70		4130470		Q1		01.4		# 7 02562	REF S	SAME	EIP P/N
R73	R71										,	
R73						4704126						
		R52						01	4710011			
1												2250007
R77 R88		Dod	4130/50									
R63 R63 R63 R79												2300015
R79				QIU	Q2						CZ	2150002
R80-82		K03	#010151	D1		4010680					<u></u>	2150003
R84-85 R24		ולכם	4010131									
R84		NZ4	#010681				Q16	Q6				
U1		P24	4010001				Q17-18					
	K04-03	1127			R3	,	Q19	Q5			C13	2300010
103-5 3070014 R7	111		3112013			4061472				C20 27		2300010
19-5						4250009				CR1-4	•	2710016
U7						4062261				OKT 1		27.00.0
U10						4020430				J1		2610018
U10					R1							
U11			3070011	R11					4010202	L1	_	3510008
1011 3014054	U10		3070013					RΊ	4010111			
1012 3049318 R15 R7	U11		3014044							P 1		2040012
114	U12					4065621		DE	4010/31			
No. No.	U13				R7							
116-17 30743949 R18 R4	U14							Κī	JI010181			
No. No.					.	4130123						
R20		•			R4	0420044						
PCB ASSY A107	U18		3010637									4710015
PCB ASSY A107	,							R1	.0.0.0			
POWER SUPPLY R23	202.46	CX	,						4010432			
Ref SAME EIP P/N R26					D1	4002431		R4			Q2	N70N126
REF SAME EIP P/N R26 4130512 R20 4010112 R1 4010221 R27 4110004 R21-22 4010519 R2 4010240 R27 4110004 R21-22 4010519 R2 R27 40100391 R28 R19 R23 4130103 R4 4010391 R28 R29 4010911 R24 4130202 R5-6 4000151 R28 R29 R25 4130621 R7 4000510 R28 R28 R29 R25 4130621 R7 4000510 R28 R28 R25 R25 R25 R25 R27 R27 R27 R25 R25 R25 R25 R25 R25 R27 R27 R27 R28 R29 R27 R29					IXI	до10101			4010561	Q9-12		4/04126
REF SAME EIP P/N R26 4130512 k110004 k11000	P/N: 20	020077						R14		D1		#010221
R27	DEE	SAME	FIP P/N				R20		4010112			
C1 2200010 R28 R19 R23 4130103 R4 4010391 C2 2300010 R29 4010911 R24 4130202 R5-6 4000151 C3 2250017 R30 R22 R25 4130621 R7 4000510 C4 C2 R31 R7 R26 4130999 R8 4010184 C5 2200011 R32 R22 R27 4130431 R9-10 4150390 C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010100 C8 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R35 R25 R30 R3 R14 R8 C10 2300008 U1-2 3040305 R32 4010621 R15-16 4051002 C11 2150001 U3-4 <td< td=""><td>NEF</td><td>DAINE</td><td>ДП 17.1</td><td></td><td></td><td></td><td>R21-22</td><td></td><td>4010519</td><td></td><td>D1</td><td>4010240</td></td<>	NEF	DAINE	ДП 17.1				R21-22		4010519		D1	4010240
C2 2300010 R29 4010911 R24 4130202 R5-6 4000151 C3 2250017 R30 R22 R25 4130621 R7 4000510 C4 C2 R31 R7 R26 4130999 R8 4010184 C5 2200011 R32 R22 R27 4130431 R9-10 4150390 C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010102 C8 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R33 R1 R29 4010512 R14 R8 C10 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R31 R34 4010362 R14 R8 C11 2150001 U3-4 3040304 R33	CI		2200010		R19		R23				17.1	# 010391
C3 2250017 R30 R22 R25 4130621 R7 4000510 C4 C2 R31 R7 R26 4130999 R8 4010184 C5 2200011 R32 R22 R27 4130431 R9-10 4150399 C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010100 C8 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R35 R25 R31 4010362 R13 4010681 C9 C2 R35 R25 R31 4010621 R13 4010681 C9 C2 R35 R25 R31 4010362 R13 4010472 C10 2300008 U1-2 3040305 R33 4010361 R17 4010472 C11 C1 R34 4010431						4010911	R24					
C4 C2 R31 R7 R26 4130999 R8 4010184 C5 2200011 R32 R22 R27 4130431 R9-10 4150390 C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010102 C8 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R31 4010362 R14 R8 C10 2300008 U1-2 3040305 R32 4010621 R15-16 4051002 C11 2150001 U3-4 3040304 R33 4010361 R17 4010472 C12 C1 R34 4010431 R18 4010322 C13 C2 R35 R36 R7 R20 4010522 C14 C10 R37 R14 R21 R22 4010152 C15 <td></td> <td></td> <td></td> <td></td> <td>R22</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>					R22							
C5 2200011 R32 R22 R27 4130431 R9-10 4150390 C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010102 C8 2300025 R35 R25 R30 R1 R13 4010621 C9 C2 R31 4010362 R14 R8 C10 2300008 U1-2 3040305 R32 4010621 R15-16 4051002 C11 2150001 U3-4 3040304 R33 4010361 R17 4010472 C12 C1 R34 4010431 R18 4010332 C13 C2 R35 R35 R35 4130911 R18 4010322 C14 C10 R34 R36 R7 R20 4010562 C15 C11 R37 R14 R21-22 40101522 C15 <td< td=""><td></td><td>C2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>		C2										
C6 C2 R33 R1 R28 R7 R11 4010100 C7 2250009 R34 R24 R29 4010512 R12 4010102 C8 2300025 R35 R25 R30 R1 R13 4010362 R14 R8 C9 C2 R31 4010362 R14 R8 R15-16 4051002 R14 R8 R15-16 4010472 R14 R8 R15-16 4010472 R14 R15-16 R15-16 4010472 R16 R17 R18 4010332 R18 R18 R16 R18 R18 R100224 R19 R19 R1010522 R19 R19			2200011						4130431		`	
C7 2250009 R34 R24 R29 4010512 R12 4010102 C8 2300025 R35 R25 R30 R1 R13 4010681 C9 C2 R31 4010362 R14 R8 C10 2300008 U1-2 3040305 R32 4010621 R15-16 4051002 C11 2150001 U3-4 3040304 R33 4010361 R17 4010472 C12 C1 R34 4010361 R17 4010472 C12 C1 R34 4010361 R17 4010472 C13 C2 R35 R35 4130911 R18 4010332 C14 C10 R36 R7 R20 4010562 C15 C11 R37 R14 R21-22 4010152 C16 C2 PCB ASSY A108 R38 R1 R23 4010152 C17 2200012 REF. OSC. BUFFER R39 R16 <t< td=""><td></td><td>C2</td><td></td><td>R33</td><td>R1</td><td></td><td></td><td>R7</td><td></td><td></td><td></td><td></td></t<>		C2		R33	R1			R7				
C8 2300025 R35 R25 R30 R1 4010362 R13 4010681 C9 C2 2300008 U1-2 3040305 R32 4010361 R15-16 4051002 C11 2150001 U3-4 3040304 R33 4010361 R17 4010472 C12 C1 R34 4010431 R18 4010332 C13 C2 R35 4130911 R19 4010224 C14 C10 R36 R7 R20 4010562 C15 C11 R37 R14 R21-22 40101562 C16 C2 PCB ASSY A108 R38 R1 R23 4010152 C17 2200012 REF. OSC. BUFFER R39 R16 R24 4000999 CR1-4 2704001 R40 R4 R255-26 4000220 CR1-4 2710028 REF. SAME EIP P/N R42 R14 R28 4010999 CR7-8 CR1			2250009	R34					4010512		•	4010102
C9 C2 C10 2300008 U1-2 3040305 R32 4010621 R15-16 4051002 C11 2150001 U3-4 3040304 R33 4010361 R17 4010472 C12 C1 R34 4010431 R18 4010332 C13 C2 R35 4130911 R19 4010224 C14 C10 R37 R14 R20 4010562 C15 C11 R37 R14 R21-22 4010152 C16 C2 PCB ASSY A108 R38 R1 R21 R23 4010122 C17 2200012 REF. OSC. BUFFER R39 R16 R24 4000999 P/N: 2020012 R40 R4 R25-26 4000220 CR1-4 2704001 R41 R18 R27 R12 CR5 2710028 REF SAME EIP P/N R42 R14 R28 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R31 R3 R31 R30 R12 CR9 2720963 CR10-11 CR1 CR1-5 2704154	C8		2300025	R35	R25			K1	110102C1	R13		4010681
C11	C9	C2								R14	R8	
C12 C1	C10									R15-16		4051002
C12 C1 C13 C2 C14 C10 C15 C11 C16 C2 C17 2200012 CRF. OSC. BUFFER CR5 2710028 CR6 2710029 CR7-8 CR1 CR9 2720963 CR10-11 CR1 CR1 CR1 CR3 C2 R35 4130911 R19 4010322 R19 R20 4010562 R20 4010562 R21 R23 4010122 R23 4010122 R24 4000999 R24 R25-26 4000220 R25 R27 R12 R26 R27 R12 R27 R12 R28 4010999 R29 4010101 R20 R29 4010101 R21 R22 R23 R22 R23 R23 R23 R20 R24 R25-26 R25-26 R25-26 R2710029 R2720963 R28 R29 4010101 R29 R30 R12 R30 R12 R30 R12 R31-32 R13 R31 R31-32 R13 R33 4010103	C11		2150001	U3-4		3040304				R17		
C13 C2 C14 C10 R36 R7 R20 4010562 C15 C11 R37 R14 R21-22 4010152 C16 C2 PCB ASSY A108 R38 R1 R23 4010122 C17 2200012 REF. OSC. BUFFER R39 R16 R24 4000999 P/N: 2020012 R40 R4 R25-26 4000220 CR1-4 2704001 R41 R18 R27 R12 CR5 2710028 REF SAME EIP P/N R42 R14 R28 4010999 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R30 R12 CR9 2720963 CR10-11 CR1 CR1-5 2704154												
C15 C11 C16 C2 PCB ASSY A108 R38 R1 R21-22 4010152 C17 2200012 REF. OSC. BUFFER R39 R16 R24 4000999 P/N: 2020012 R44 R4 R25-26 4000220 CR1-4 2704001 R41 R18 R27 R12 CR5 2710028 REF SAME EIP P/N R42 R14 R28 4010999 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R12 CR9 2720963 CR10-11 CR1 CR1-5 2704154								D7	7130311			
C16 C2 PCB ASSY A108 R38 R1 R23 4010122 C17 2200012 REF. OSC. BUFFER R39 R16 R24 4000999 P/N: 2020012 R40 R4 R25-26 4000220 CR1-4 2704001 R41 R18 R27 R12 CR5 2710028 REF SAME EIP P/N R42 R14 R28 4010999 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 CR9 2720963 CR1-5 2704154 R30 R30 R12 CR10-11 CR1 CR1-5 2704154												
C17				DCD 40	CV A10							
CR1-4 2704001 R41 R18 R25-26 4000220 CR1-4 2704001 R41 R18 R27 R12 CR5 2710028 REF SAME EIP P/N R42 R14 R28 4010999 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 CR9 2720963 R46 4010999 R30 R12 CR10-11 CR1 CR1-5 2704154 R3 R30 4010103		C2	2200012									
CR1-4 2704001	C17		2200012			TEK					•	
CR5 2710028 REF SAME EIP P/N R42 R14 R28 4010999 CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R12 CR9 2720963 R46 4010999 R31-32 R13 CR10-11 CR1 CR1-5 2704154	CD4 ft		2702001	F/N: 20	14 UV 14						D40	4000220
CR6 2710029 R43 R20 R29 4010101 CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R12 CR9 2720963 R46 4010999 R31-32 R13 CR10-11 CR1 CR1-5 2704154 R3007401 R33 4010103				DCE.	SAME	FIP P/N					K1Z	ስለባ ስለሰል
CR7-8 CR1 C1-21 2150003 R44-45 R21 R30 R12 CR9 2720963 R46 4010999 R31-32 R13 CR10-11 CR1 CR1-5 2704154 R33 4010103				NEF	PUME	E11 1714						
CR9 2720963 R46 4010999 R31-32 R13 CR10-11 CR1 CR1-5 2704154 R33 4010103		CP1		C1-21		2150003					ים י	4010101
CR10-11 CR1 CR1-5 2704154 R33 4010103		· CK1		01 21					4010999			
117 3007401		11 CR1		CR1-5		2704154					**13	4010103
							U1		3007401	,,,,,,		

R34		8010222			2200022						
R35	R1	4010222	C8-9		2300022	PCB A	SSY A113		PCB AS	SSY A12	
R36	Ki	4010331	C10-11	Ca	2300015		INTERCO			PROCES	
R37	R12	4010331	C10-11	C2	2150012		020069		P/N: 2		
R38-39	R21		CIZ		2160013	, –			4		
R40	R33		CR1		2725225	REF	SAME	EIP P/N	REF	SAME	EIP P/N
	1733	#2E0002			2735235			· ,	. *		
R41	D10	4250003	CR2-5		2704154	C1		2250011	C1		2300025
R42	R18		CR6-9	000	2710016	C2		2300015	C2		2300008
R43	R12		CR10	CR2		. 02		2500015	C3-4		2250008
R44	R33		CR11		2710031	CR1-3		2704154	C5-6		2150003
R45	R20					CR4-5		2710004	C7		2150005
R46		4010243	FL1-3		2350017	CR6		2710004	C8-9	C5	2130000
R47	R33					CINO		2710016	C10	CJ	2350024
R48		4010999	J1		2620027	J1	(NOT	LUCEDI	C11-12	1 2	2250003
			J2		2610018	J2	. (NO	USED)	C13	•	
U1		3040417				J3		2620014	C14	C5	2300021
U2		3010616	K1		3900003			2620044	C14	C5	2200005
U3-4		3040741				J4		2620047		G2	2300005
			L1-3	(P/0	PCB)	J5	•	2620016	C16	C2	
						J6	J4		C17	C5	
PCB AS	SY A110		Q1		4704126	J7-8		2630009	C18		2150010
DISPLA	Υ		Q2		4704416	J9-10	J4		C19		2250018
P/N: 20	20004		Q3		4710012	J11	J7		C20	C5	
			Q4		4710010	_		•	C21		2250006
REF	SAME	EIP P/N				Q1		4704124	C22		2250026
		•	R1		4010510				C23	C5	
DS1-11		2800004	R2		4020510	R1/S9		4290001	C24	C1	
DS12		2800008	R3		4000105	R2	(NOT	USED)	C25-29	C5	
DS13-1	5	2800014	R4		4010911	R3		4010151			
55.0			R5		4010821	R4-5		4010432	CR1-16		2704154
J1-2		2040001	R6		4010105	R6		4010750			
3. 2		2040001	R7		4010512	R7-8		4010222	J1		2630010
P1		2040013	R8		4010512	R9		4010472	J2-5		2630009
• •		2040015	R9			R10		4010182	-		
Q1-7		4710019	R10		4010100	R11		4010331	Q1		4704124
Q1-7		4710013	R11		4010472	R12-13	R10		Q2		4710019
R1		4010471			4010470	R14	R6		Q3-7	Q1	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
		4010471	R12		4010181	R15		4010332	Q8		4710022
R2	Di	4010122	R13	D.	4010121	R16	R10	1010332	Q9	Q1	
R3	R1		R14	R5		R17-29		4010242	Q10	•	4704126
R4	R2		R15		4010182	,		4010242	~		1701120
R5	R1		R16	R5		S1-8		4500007	R1 ·		4130102
R6	R2		R17		4130102	5. 0		4300007	R2		4130201
R7	R1		R18		4130999				R3		4130101
R8	R2		R19		4010221				R4		4010339
R9		4010331	R20		4130999				R5		
R10	R2		R21		4010331	ASSY A	116		R6		4010244
R11		4010681	R22-23		4010102	TCXO					4010103
R12	R2		R24	R17		P/N: 20	30002		R7		4010473
R13	R11		R25		4130910				R8		4010104
R14	R9		R26		4010569	(NO REI	PLACEAB	LE	R9		4010101
R15	R2		R27		4130101	COMPON			R10		4010271
			R28-29	R22			•		R11	R6	
DCD AC	SY A111	· · · · · · · · · · · · · · · · · · ·	R30		4010511				R12		4010202
									R13-14		4130999
PREAME			U1		3043049				R15-18		4130103
P/N: 20	4 VV40				-				R19		4130203
055	CALLE	CID D O							R20		4130301
REF	SAME	EIP P/N							R21		4130472
		00#0							R22		4130242
C1		2250018							R23		4130123
C2		2150003							R24	R12	
C3		2250012							R25-27	R19	•
C4		2300017							R28-29		4010273
C5		2300010							R30		4130183
C6	C2								R31		4130182

Dan	R8			001100	MENTE	C67		2250014	R14		4130241
R32	1,0	#07010E	ASSY A2			C68	(NOT	USED)	R15		4130182
R33		4010105	(CONVER	TER T	RAY)	C69-80	Č1		R16		4130122
R34		4010183				C03-00	O.		R17-18		4130622
R35-36		4130513	REF		EIP P/N			0710000	R19		4130562
R37	R13		171-1			CR1		2710006			
R38	R6				U710000	CR2		2704154	R20		4130912
	110	4010999	A2Q1		4710009	CR3		2710012	R21		4130302
R39		4010333				CR4	CR2		R22	R16	
R40	R19				<u> </u>		CR1		R23		4130821
R41		4130273	PCB ASS	Y A201		CR5			R24		4130102
R42		4130302			FIER (P/O	CR6-11	CR2				4010102
R43	R19								R25		
	1713	4130152	MODULE	A55Y 4	(010091)	FL1-4		2350017	R26		4010472
R44-45		4130132							R27		4130511
R46	R19		REF S	SAME	EIP P/N	J1-3		2610010	R28		4130221
R47-50		4130820				71-2		2010010	R29	R27	
R51		4010510	C1-2		2150003					R15	
						L1-2	TON)	USED)	. R30		•
114		3054201	C3		2300008	L3		3520007	R31	Ř28	
U1			C4		2300015	L4		3510003	R32		4130332
U2		3054040	C5-10	C1			(D/O	PCB)	R33		4130243
U3		3150005	C11		2160016	L5-6	-	1 (1)	R34		4010243
U4		3034010			2160007	L7	L4			Daa	4010245
U5-6		3070011	C12	~-	2100007	L8-9	(P/O	PCB)	R35	R33	
			C13-15	C1		L10		3510010	R36	R24	
U7		3022206	C16		2350003	L11		3510001	R37		4130113
U8		3044136	C17		2160013		1.11	55.550.	R38		4010393
U9		3041458	C18		2160006	L12	L4	5053	R39		4130201
U10		3037530		C1		L13		PCB)		Dau	7150201
U11-12		3034014	C19	C1	0050005	L14-15	L10		R40	R24	
011-12		3037017	C20		2250005	L16	<u>L</u> 4		R41	R20	
			C21	C1		L17	(P/0	PCB)	R42	R21	
Y1	•	2030013	C22		2160005		L10	,	R43	R16	
			C23		2350001	L18-21	LIU	0510011	R44	R23	
	:				2160008	L22		3510011			
			C24			L23	L4		R45	R24	
PCB ASS	TV/ A 122	•	C75		2160004				R46	R4	
PUB ASS	51 MIZ3	•	C25		210000.	L24-33	L10				
			C26-28	C1	210000.	L24-33	LIU		R47	R21	
AUXILIA	RY DIS		C26-28	C1 C22	21000		LIU	20//0112	R47	R21	
	RY DIS		C26-28 C29-30	C22	210000.	L24-33 P1	LIU	2040112	R47 R48		ມ130300
AUXILIA P/N: 20	RY DIS 20108	PLAY	C26-28 C29-30 C31	C22 C11	210000	P1	LIU		R47 R48 R49	R21	4130300
AUXILIA P/N: 20	RY DIS		C26-28 C29-30 C31 C32	C22			LIU	2040112 4704124	R47 R48 R49 R50	R21 R39	4130300 4130999
AUXILIA P/N: 20	RY DIS 20108	PLAY	C26-28 C29-30 C31 C32 C33-34	C22 C11 C1	2150001	P1 Q1-2	LIU		R47 R48 R49 R50 R51	R21 R39 R17	
AUXILIA P/N: 20: REF	RY DIS 20108	PLAY	C26-28 C29-30 C31 C32	C22 C11		P1 Q1-2 Q3	LIU	4704124 4710012	R47 R48 R49 R50	R21 R39	
AUXILIA P/N: 20	RY DIS 20108	PLAY	C26-28 C29-30 C31 C32 C33-34 C35	C22 C11 C1		P1 Q1-2 Q3 Q4		4704124	R47 R48 R49 R50 R51 R52	R21 R39 R17 R24	
AUXILIA P/N: 20 REF C1-2	RY DIS 20108	EIP P/N 2300024	C26-28 C29-30 C31 C32 C33-34 C35	C22 C11 C1 C16 C17		P1 Q1-2 Q3 Q4 Q5	Q3	4704124 4710012 4710010	R47 R48 R49 R50 R51 R52 R53	R21 R39 R17 R24 R33	4130999
AUXILIA P/N: 20: REF	RY DIS 20108	PLAY	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37	C22 C11 C1 C16 C17 C18		P1 Q1-2 Q3 Q4 Q5 Q6-7	Q3	4704124 4710012	R47 R48 R49 R50 R51 R52 R53 R54	R21 R39 R17 R24 R33	4130999 Г USED)
AUXILIA P/N: 200 REF C1-2 CR1	RY DIS 20108	EIP P/N 2300024 2710016	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37	C22 C11 C1 C16 C17	2150001	P1 Q1-2 Q3 Q4 Q5	Q3 Q3	4704124 4710012 4710010	R47 R48 R49 R50 R51 R52 R53 R54 R55	R21 R39 R17 R24 R33 (NOT	4130999
AUXILIA P/N: 20 REF C1-2	RY DIS 20108	EIP P/N 2300024	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39	C22 C11 C1 C16 C17 C18	2150001 2250002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8	Q3	4704124 4710012 4710010	R47 R48 R49 R50 R51 R52 R53 R54 R55	R21 R39 R17 R24 R33 (NOT	4130999 Г USED)
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2	RY DIS 20108	EIP P/N 2300024 2710016	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37	C22 C11 C1 C16 C17 C18	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9	Q3 Q3	4704124 4710012 4710010 4704416	R47 R48 R49 R50 R51 R52 R53 R54 R55	R21 R39 R17 R24 R33 (NOT	4130999 Г USED)
AUXILIA P/N: 200 REF C1-2 CR1 DS1-2 DS3-4	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39	C22 C11 C1 C16 C17 C18	2150001 2250002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10	Q3 Q3	4704124 4710012 4710010 4704416	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58	R21 R39 R17 R24 R33 (NOT	4130999 Г USED)
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2	RY DIS 20108	EIP P/N 2300024 2710016 2800018	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40	C22 C11 C1 C16 C17 C18 C1	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11	Q3 Q3 Q4	4704124 4710012 4710010 4704416	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58	R21 R39 R17 R24 R33 (NOT	4130999 T USED) 4010561
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44	C22 C11 C1 C16 C17 C18 C1	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12	Q3 Q3 Q4	4704124 4710012 4710010 4704416	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60	R21 R39 R17 R24 R33 (NOT R2 R17 R24	4130999 Г USED)
AUXILIA P/N: 200 REF C1-2 CR1 DS1-2 DS3-4	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44	C22 C11 C1 C16 C17 C18 C1	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11	Q3 Q3 Q4	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61	R21 R39 R17 R24 R33 (NOT	4130999 T USED) 4010561 4130223
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45	C22 C11 C1 C16 C17 C18 C1 C1 C1 C40 C41	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12	Q3 Q3 Q4	4704124 4710012 4710010 4704416	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61	R21 R39 R17 R24 R33 (NOT R2 R17 R24	4130999 T USED) 4010561
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44	C22 C11 C1 C16 C17 C18 C1 C1 C40 C41 C1	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16	Q3 Q3 Q4	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45	C22 C11 C1 C16 C17 C18 C1 C1 C1 C40 C41	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61	R21 R39 R17 R24 R33 (NOT R2 R17 R24	4130999 T USED) 4010561 4130223
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49	C22 C11 C1 C16 C17 C18 C1 C1 C40 C41 C1 C39	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R60 R61 R62 R63 R64	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50	C22 C11 C1 C16 C17 C18 C1 C1 C40 C41 C1 C39 C1	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51	C22 C11 C1 C16 C17 C18 C1 C1 C40 C41 C1 C39 C1 C40 C40	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013 4720002 4710003	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103 4130272 4010272
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51	C22 C11 C1 C16 C17 C18 C1 C1 C40 C41 C1 C39 C1 C40 C40	2150001 2250002 2350002 2160010	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013 4720002 4710003	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103 4130272 4010272
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41	2150001 2250002 2350002	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013 4720002 4710003	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10	RY DIS 20108 SAME	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41 C1	2150001 2250002 2350002 2160010	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3	Q3 Q3 Q4 Q6 Q3	4704124 4710012 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R24	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41 C1 C39	2150001 2250002 2350002 2160010	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4	Q3 Q3 Q4 Q6 Q3	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41 C1	2150001 2250002 2350002 2160010	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3	Q3 Q3 Q4 Q6 Q3	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41 C1 C39	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5	Q3 Q3 Q4 Q6 Q3	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72-78	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103
AUXILIA P/N: 201 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57–58 R59 R60 R61 R62 R63 R64 R65 R67 R68 R69 R70 R71 R72–78 R79	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C39 C1 C40 C41 C1 C39	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72-78	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3 U4	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011 3007417	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57–58 R59 R60 R61 R62 R63 R64 R65 R67 R68 R69 R70 R71 R72–78 R79	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8 R9-11	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72-78 R79 R80-81	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471 4130222
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3 U4	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011 3007417	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57–58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72–78 R79 R80–81	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471 4130222 3112000
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3 U4	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011 3007417	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8 R9-11	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72-78 R79 R80-81	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471 4130222 3112000 3110138
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3 U4	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011 3007417	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57–58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72–78 R79 R80–81 U1 U2 U3	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471 4130222 3112000 3110138 3014044
AUXILIA P/N: 202 REF C1-2 CR1 DS1-2 DS3-4 DS5-8 J1 Q1-3 R1 R2-8 R9-10 R11 R12 U1 U2-3 U4	RY DIS 20108 SAME DS1	EIP P/N 2300024 2710016 2800018 2800015 2630010 4704126 4010360 4010271 4010104 4010241 3034511 3070011 3007417	C26-28 C29-30 C31 C32 C33-34 C35 C36 C37 C38 C39 C40 C41-42 C43-44 C45 C46 C47-49 C50 C51 C52 C53 C54-55 C56 C57-58 C59-61 C62 C63	C22 C11 C1 C16 C17 C18 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C40 C41 C1 C1 C40 C41 C1	2150001 2250002 2350002 2160010 2350022	P1 Q1-2 Q3 Q4 Q5 Q6-7 Q8 Q9 Q10 Q11 Q12 Q13-14 Q15-16 Q17 Q18-21 Q22 R1 R2 R3 R4 R5 R6 R7 R8 R9-11 R12	Q3 Q3 Q4 Q6 Q3 Q10 Q1	4704124 4710010 4704416 4704126 4710013 4720002 4710003 4010202 4010510 4130682 4130392 4130271 4130202	R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57-58 R59 R60 R61 R62 R63 R64 R65 R66 R67 R68 R69 R70 R71 R72-78 R79 R80-81	R21 R39 R17 R24 R33 (NOT) R2 R17 R24 R37 R23	4130999 T USED) 4010561 4130223 4130103 4130272 4010272 4130472 4130391 4010101 4010103 4130471 4130222 3112000 3110138

DCD AS		22	R30	R19)				Q2		. 47.1.0010
PCB AS			R31	R17		PCB AS	SSY A20)3	Q3		4710017
CONV (P/N: 20		UL 2	R32		4140033	CONV	CONTR	OL 1	Q4	Q 1	
P/N: 20	J2U116		R33		4010123	P/N: 2			Q5	•	4704124
REF	CAME	EID DAN	R34	R17		REF	CAUP	51D 6 (1)	Q6	Q1	
KEF	SAME	EIP P/N	R35		4140032	NEF	SAME	EIP P/N	D1		1.04.04.54
C1		2150000	R36		4010203	C1		2150001	R1		4010151
C2-5		2150008	R37	R17		C2		2160010	R2 R3		4010272
C2-3 C6		2150003	R38		4140031	C3-9	C1				4010101
C7	C 2	2300020	R39	R17		C10-11		2150003	R4		4010511
C8	C2	2150001	R40		4140030	C12	C1		R5 R6		4010270
C9		2150001	R41		4057500	C13		2150005	R7		4010222
C10	C2	2300008	R42-43		4140035	C14		2250018	R8		4010330
C11	C8		R44		4130183	C15	C10		R9	D7	4010102
C12	Cu	2300010	R45		4130113	C16		2350024	R10	R7	11010221
C13	C2	2300010	R46		4120999	C17		2250021	R11		4010221
C14	C12		R47		4140034	C18	C10		R12	R8	4010271
C15-16	C12		R48		4054992	C19		2300008	R12	ĽΦ	4010001
C17	CZ	2300015	R49		4250003	C20	C10		R14		4010331
C18-21	C2	2300013	R50		4053922	C21		2300021	R15		4010750
C22	C2	2250003	R51		4010152	C22		2300023	R16-17		4010184
C23	C2	2230003	R52		4140039	C23	C10		R10-17	R15	4130103
C24	CZ	2250025	R53		4280009	C24-28	C1		R19		
C25		2250925	R54		4110003	C29-30		2250006	R20	R14	4010000
C26-27	C2	2230333	R55	R47		C31		2160007	R21		4010332
C20 27	CZ		R56		4010162	C32		2160005	R22		4010622
CR1		2700827	R57		4010391	C33-34	C1		R23	По	4250006
CR2		2700627	R58-59		4010102	C35-36	C10		R24	R8	0010110
CR3		2704154	R60	R57		C37		2250026	R25	D11	4010113
CR4		2704757	R61	R19		C38		2150009	R26	R11	h010262
CR5		2705225	R62	R33		C39		2300003	R27		4010363
CIVS		2703223	R63		4010332	C40	C19		R28		4010472
J1-2		2630009	R64	R17		C41		2250025	R29	R8	4010103
J3		2620031	R65		4010624	C42	C19		R30	IND.	4010301
3,3		2020031	R66	R36		C43-44	C10		R31-32		4010201
Q1-8		4704401	R67	R17		C45		2300010	R33		4010201
Q9		4704126	R68		4130472	C46	C10		R34	R27	4010102
Q10		4704124	R69		4010999	C47	C22		R35	1027	4010683
Q11		4710018	R70		4130912	C48-49	C10		R36	R28	4010003
Q12	Q9		R71		4130123	C50	C22		R37		4010152
	~-	•	R72	R58		C51-52	C10		R38	R8	7010132
R1-7		4010512	R73		4010392	C53	C45		R39	•••	4010123
R8		4010826	R74	R33		C54-56	C10		R40		4010202
R9		4010396	R75	_	4130822	CR1		2704154	R41	R28	10.0202
R10		4010206	R76	R19		CR2/3		2710014	R42	R27	
R11		4120018	R77		4010101	CR4	CR1		R43	R24	•
R12		4120017	***			CR5		2710013	R44-45	R28	
R13		4120016	U1		3074393	CR6		2705231	R46	R4	
R14		4120015	U2-3		3041458	CR7		2705227	R47		4010820
R15		4052003	U4		3007400	CR8		2705237	R48	R31	1010020
R16		4250006	U5-6		3007404	CR9	CR1		R49	R5	
R17		4010272	U7-9		3074176	CR10/11	CR2/	3	R50	R8	
R18		4104003	U10		3040555		•		R51-52	R6	
R19		4010103	U11		3051702	L1		3510003	R53		4010510
R20-21		4010564	U12		3114050	L2	(P/O	PCB)	R54		4010131
R22	R17	•	U13		3007408	L3	(5.10	3510001	R55	R53	
R23		4102003	U14		3011408	L4-5	(17/0	PCB)	R56	R13	
R24	R19		U15		3040741	L6	(0.40	3510004	R57	R8	
R25	R17					L7-8	(P/O	PCB)	R58	R6	
R26		4101003				P1	(P/O	PCB)	R59		4010751
R27	R19	-				P2	, 5	2040010	R60-61		4010111
R28	R17					P3		2040011	R62	R13	
R29		4108002				P4	P2		R63	R53	
									R64		4250001
						Q1		4710012	R65-66	R15	

				C n		R12	R5		R78		4130163
R67		4010912	C37-40	C2			R6			D4	4130103
R68		4010822	C41	C5		R13			R79	R1	
R69	R21		C42-45	C2		R14	R7		R80		4130222
R70		4010303	C46	C5		R15	R9		R81-82	R63	
R71	R8		C47	C2		R16	R10		R83		4130102
			C48	C2		R17	R4		R84	R52	
R72-73	R28			CZ	2200010	R18	R5		R85		4250003
R74-75		4057151	C49		2300010		1(3	1120100			
R76	R39		C50		2160002	R19		4130100	R86		4130681
R77		4010133	C51		2160015	R20	R7		R87	R71	
R78	R3		C52-55	C2		R21		4010511	R88		4068661
K/0	143			C5		R22	R9		R89		4130912
U1		3041741		C2		R23	R10		R90		4010471
U2		3072506	C57-64	CZ	000007		1010	4130510			
		3040741	C65		2250027	R24		4120210	R91		4130392
U3			· C66		2250002	R25	R10		R92-95		4010240
U4		3043130	C67	C2		R26		4010112	R96	R90	
U5	U2		C68	C49		R27		4130121	R97		4130123
U6		3074123	.C69	C2		R28		4010221	R98		4130101
Ū7		3007473				R29		4120004	R99		4010680
U8		3007400	C70	C66			ממים	7120001		D.0.1	. 4010000
		3007408			·	R30	R27		R100	R91	
U9		3007400	CR1-2		2710022	R31	R4		R101	R67	
U10-11	U7		CR3-4		2710004	R32	R29		R102		4130562
U12		3007405	CR5	CNOT	USED)	R33	R7		R103		4130752
U13		3043049		-	00207	R34	R6		R104-105	R8	
U14	IJ6		CR6	CR3						ΙCO	W420400
	Q.	3011408	CR7		2704370	R35	R9		R106	٠,	4130180
U15			CR8		2704001	R36	R10		R107		4130662
U16		3074393	CR9		2704154	R37	R4		R108		4130303
U17		3007420	0.12			R38	R5		R109		4010224
U18	U6		F) 4	(NIOT	r USED)	R39	R6		R110	R64	
•			FL1	· (NO			R7				
,			FL2-4		2350017	R40	K/		R111	R80	
						R41		4010102			
ASSY AZ	011/420	15/A206	J1		2610017	R42	R9		U1		3040001
M331 M4	. T. C. IN	DUT	J2-5		2610010	R43	R10		U2-4		3040741
AUTOMA	THE IN	PUI	32 3			R44	R4		U5		3041741
		OL (ASSY'5	,		2510005	R45	R5		Q 3 .		5011711
PART O	F MATO	CHED SET)	Ļ1		3510005				-		
P/N: 20			L2	-	MPER)	R46	R7				
., ==	• • :		L3-9	(P/O	PCB)	R47	R19				
DOD 450	*** * * * * *	14	L10		3510007	R48	R9		ASSY A20	05	
PCB ASS			L11-20	(P/C	PCB)	R49	R10		MIXER		
VIDEO A			L11-20	(1)	, , CD,	R50	R4		PART OF	P/N-	2010061
MODULE	: ASSY	2010045)					R5		I AKT OF	1 / 14.	2010001
			Q1		4700026	R51	KO				
REF	SAME	EIP P/N	Q2-3		4710011	R52		4130821	(NO REP		BLE
171-1	φ, ,,,		Q4-5		4710012	R53		4010999	COMPON	ENTS)	
		225010	Q6-7	Q1		R54	R19				
C1		2250018	Q8 .	Q4		R55	R24				
C2		2150003		ЧŦ	4710013	R56		4130471	ASSY A2	ne	
C3		2160002	Q9					4010121			THUATOR
C4	C2		Q10-11		4704124	R57		4010121			ENUATOR
C5		2250006	Q12-13		4704126	R58	R24		PART OF	P/N: 2	2010061
	C2		Q14	Q10		R59		4130152			
C6-9			Q15	Q12		R60		4130272	(NO REP	LACEA	BLE
C10	C5					R61		4250008	COMPON		
C11-14	C2		Q16	Q1		R62		4130133	COM ON		
C15	C5		Q17	Q4							
C16-19	C2		•			R63		4130103			
C20-21		2250009	R1		4130132	R64		4130391	ASSY A2	07	
	-	1150005	R2		4130201	R65-66	R41		YIG COM	B GEN	ERATOR
C22	C2		R3		4130421	R67		4010473	P/N: 201	0097-0	
C23		2150001				R68	R61		. ,		-
. C24-25	C2		R4		4130242		1101	8010022	(10 555		DIE.
C26	(NC	T USED)	R5		4130560	R69-70		4010822	(NO REP		
C27	C23		R6		4120008	- R71		4010103	COMPON	ENTS)	
	C2	•	R7		4130911	R72-73		4010163			
C28-30			R8		4010222	R74	R41				
C31	C5				4130999	R75		4130122			
C32-35	C2		R9			R76	R63				
C 36	C5		R10	_	4130621		1703	1120010			
5		•	R11	R4		R77		4130910			


-							
PCB ASSY A	208	PCB.	ASSY A1	14	OPTIC	Ni no. PC	D OUTPUT
CONV INTER	CONN			R SUPPLY)IV-035DE	10-00 FP0 F
P/N: 2020044			2020022		BCD A	SSY A11	-
	1 3041042 - ALEE L						
REF SAME	EIP P/N	REF	SAME	EIP P/N		DUTPUT	1.5
			37 HVL	LIF F/N	P/N: :	2020039	
Jī	2620042	C1		2200014	5		
J2	2040027	C2			REF	SAME	EIP P/N
J3	2620014	C2		2300010		1	
J J	2020014			2250017	C1~2		2150003
er er ville green er er		C4	•	2300008	C3		2300015
					C4	C1	
DDOGD ALWAY		CR1	N	2710019			÷
PROGRAMMIN		CR2-3	3	2704001	CR1		2704154
PC BOARD (N			11. 11.	e.			
BOARD IS US		Q1	100	4710007	J 1−3		2630009
SEVERAL OP	•			4.5	14		2620014
PARTS USAG		R1		4110004			2020017
VARY ACCOR	DINGLY.)	R2		4062152	P1		3680000
	1.0	: R3		4250009			2640004
PCB ASSY A1	15	R4		4061101	Q1	42.4	0700004
PROGRAMMIN	G			. ,	Qı		4704401
P/N: 2020104		T1		4900002	D.		
				7500002	R1		4010220
REF SAME	EIP P/N	U1		2000205	R2-3		4010103
	~ ii / / ii	O i		3040305			-
C1	2150003				U1-8	•	3000937
C2	2300015	ARTIO	N AC DO	000	-		
C3-4 C1	2300013			OGRAM-			
C3-4	***	MABL	OFFSET	15.			•
J1-6	2620000	DCD A	CCV 4 4 4 4				
J1-0	2630009		SSY A10)		•	
		P/N: 2	020033				
P1	2640004						
-		REF	SAME	EIP P/N			
Ř1	4010151					•	*.
		C1		2300015			
U1-4	3007405	C2-4		2150003			
U5	3007408						
U6	3007400	J1		2630009			
U7-9	3074157						
1		Q1		4704124			* .
•	4	•					• .
(-	R1-3		4010222			
OPTIONS 03, 04	4. 05:	•		7010222			
OVENIZED OSC		U1		3007460			
ASSY A112		U2		3007402			·
71001 71112	* *		* *	3007404			
REF	EID D/N	U3-4		3007476			
KEI	EIP P/N	U5		3007408			•
OPT 03	500000	U6-8		3074192			• •
OPT 03	2030001-01		,			•	
	7.		1				
OPT 04	2030001-02						
OPT 05	2030001-03						
R1 (T/B ADJ)	4260001						
W14	2040009						

SECTION 9

CIRCUIT SCHEMATICS & DESCRIPTIONS COMPONENT LOCATORS

9-1. GENERAL

- 9-2. Schematics and Component Locators are arranged by Assembly number (A101, A102, etc.). Circuit descriptions and circuit theory are shown on the same or adjacent pages. All assembly related drawings and diagrams have the same figure number, but have different suffix letters (9-6A, 9-6B, etc.).
- 9-3. Parts Lists and Ordering Information will be found in Section 8.
- 9-4. Unless otherwise specified, the following notes apply to all figures in this section.
 - a. Resistance values in ohms.
 - b. Capacitance values in microfarads ("pf" values in picofarads).
 - c. Connector reference numbers may not appear on part.
 - d. SAT = Selected at Test. Nominal value shown; part may not be installed. MP = Matched Pair.



FIELD INSTALLATION OF CONVERTER ASSEMBLY

- WITH TOP AND BOTTOM COVERS REMOVED FROM BASIC COUNTER, LOWER CONVERTER INTO POSITION AS SHOWN IN DIAGRAM: TILT J113 DOWN AND FORWARD THROUGH HOLE IN FRONT PANEL.
- INSTALL SIX 6-32 SCREWS FROM BOTTOM SIDE OF COUNTER INTO CAPTIVE NUTS ON CONVERTER. ALIGN J113 CONCENTRICALLY WITH FRONT PANEL HOLE; TIGHTEN SCREWS.
- PLUG CABLES W16, W17, AND W18 INTO MATING CONNECTORS ON BASIC COUNTER [SEE CABLE INTER-CONNECTION GUIDE); REPLACE COVERS. REVERSE ABOVE PROCEDURE TO REMOVE CONVERTER.

FIELD INSTALLATION OF PRESCALER ASSEMBLY

- WITH TOP COVER REMOVED, PLUG PRESCALER (A109) INTO A113-XA109, MOUNT J112 IN FRONT PANEL HOLE.
- PLUG CABLES W7 AND W11 INTO MATING CONNECTORS PROVIDED ON MODULES (SEE CABLE INTERCONNECTION GUIDE); REPLACE COVER.






FIGURE 9-1
ASSEMBLY LOCATOR
CABLE INTERCONNECTIONS

71





GATE TIME	÷5 COUNT	В	G . 0 . 0 . 1 . 1	D	
1 sec.	5	0	0	0	
100 ms.	4	0:	0	1	
10 ms.	3	1	1	0	
1 ms.	2	0	1	0	
	1	1	0	0	
	0	0	0	0	

TABLE 9-3B U15 PRESETS

COUNT CHAIN 1, 2, AND 3

Count Chain Boards 1, 2, and 3 (A101, A102, and A103) perform most of the actual frequency counting functions of the direct counter. The main components are: (1) a counting chain, (2) a storage unit, and (3) the display multiplexer.

The counting chain consists of a string of ten cascaded decimal counting units (DCUs), preceded by a quinary (÷5) counting unit. The quinary counter is sufficiently fast to follow the output of the binary (÷2) counter in the High Frequency Board, forming the first DCU. The remaining DCUs are each a standard integrated circuit having four output lines to indicate the state of the counter at any given time.

The storage unit is a string of quad latches, one for each of the eleven DCUs of the counting chain. An enable signal to the storage unit causes it to load the information from the DCUs.

The display multiplexer processes the information held in the eleven elements of the storage unit. The output of the storage unit is converted to the seven line code needed to drive the seven segments of each display digit. Power is applied to each digit sequentially for 25% of the time.

Physical Organization

The Count Chain is divided among three PC Boards: A101, A102, and A103, as follows:

Board A103 contains the first quinary unit, the following four DCUs, quad latches to load the information in the DCUs, and a multiplexer to place the information in proper time sequence for the front panel display. A variable +5 VDC supply for display brightness is also provided.

Board A102 includes the six remaining DCU's of the counting chain, a set of associated quad latches, and two multiplexers. Two decoders convert the multiplexer outputs to the seven line code which drives the visual display.

Board A101 includes the third decoder-driver, buffer circuits for the front panel RESOLUTION switches, timing circuits for the multiplexer and display. A101 also contains circuitry which suppresses zeros to the left of the first significant digit.

LATCH - DISPLAY DIGIT POSITION										
1	2	3	4	5	6	7	8	9	10	11
10 GHz	1 GHz	100 MHz	10 MHz	1 MHz	100 kHz	10 kHz	1 kHz	100 Hz	10 Hz	1 Hz
1	2	3	4	5	6	7	8	9	10	11
1	2	3	4	5	6	7	8	10	11	-
1	2	3	4	5	6	7	10	11	_	-
1	2	3	4	5	6	10	11			_
	10 GHz 1 1	10 GHz GHz 1 2 1 2 1 2	10	1 2 3 4 10 1 100 10 GHz MHz MHz 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4	1 2 3 4 5 10 1 100 10 1 GHz MHz MHz MHz 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5	1 2 3 4 5 6 10 1 100 10 1 100 GHz MHz MHz MHz MHz Hz 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6	1 2 3 4 5 6 7 10 1 100 10 1 100 10 GHz MHz MHz MHz MHz Hz 1 2 3 4 5 6 7 1 2 3 4 5 6 7 1 2 3 4 5 6 7	1 2 3 4 5 6 7 8 10 1 100 10 1 100 10 1 GHz GHz MHz MHz MHz kHz kHz kHz 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 10	1 2 3 4 5 6 7 8 9 10 1 100 10 1 100 10 1 100 Hz 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 10 1 2 3 4 5 6 7 10 11	1 2 3 4 5 6 7 8 9 10 10 1 100 10 1 100 10 1 100 10 1 GHz MHz MHz MHz kHz kHz kHz Hz Hz 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 10 11 1 2 3 4 5 6 7 10 11 -

TABLE 9-3A DISPLAY DIGIT POSITION vs. SUPPLYING DCU

FIGURE 9-3A
COMPONENT LOCATOR
COUNT CHAIN 1 (A101)

COUNT CHAIN 1 (A101)

Count Chain 1 (A101) generates the correct timing sequence and control commands for the multiplex system, provides leading zero blanking of the display, and controls shifting of data from DCU to DCU in the counting chain in response to changes in gate time length.

In addition, A101 accepts the inputs from the front panel RESOLUTION switches, and processes them into control signals for the multiplex system and the Time Base Generator on Control 1 (A105). A101 also contains the third decoder driver for the display.

Multiplex System Operation

The multiplex system is composed of three individual multiplex channels designated MUX 1, MUX 2, and MUX 3. Each MUX channel includes a four-to-seven line decoder-driver which drives directly segments of the front panel display. MUX 1 controls the four most-significant digits of the display (10 GHz, 1 GHz, 100 MHz and 10 MHz). MUX 2 controls the middle three digits and MUX 3 the four least-significant digits. The input information for MUX 1, 2, and 3 is obtained from the eleven quadlatch units on Count Chains 2 and 3 (A102 and A103).

In order for each multiplex circuit and decoder to drive four digits, the multiplex timing sequence is broken down into four intervals designated Time Frames 1 through 4 (TF1 - TF4). Only one display digit in each channel is illuminated in a given Time Frame, as determined by the display digit selectors. The actual number displayed by the selected digit is determined by segment drive from the decoder-driver which drives all corresponding segments in that channel in parallel. If one of the selected digits is not to be illuminated, its segment drive is canceled by a blanking signal to the appropriate decoder-driver. Table 9-3C shows, for each channel and for each of the gate times, the relationship of the Time Frames to MUX address, the DCU addressed, the display digit selected by the MUX, and whether the drive is enabled.

For each available gate time, Table 9-3A shows the resulting position in the display at which the information from each DCU is presented. The DCUs not displayed in shorter gate times are those removed from the counting chain, as described in the paragraphs on Count Chain 3 (A103).

In addition to blanking digits 9, 10, and 11 of the display (as shown in Table 9-3A), three more digits may be blanked by depressing the appropriate RESOLUTION switches. The gate time remains at 1 ms. in these positions.

The MUX timing sequence is actually three groups of four time frames. The first two groups occur at a rate of 2.5 MHz, the last at 25 kHz. The fast groups are used only to gather zero suppression information; display occurs only during the slow group.

Multiplex Sequence Generator

Clock pulses for the multiplexer are obtained from a 2.5 MHz clock signal derived from the 10 MHz Time Base

Oscillator (A116 or A112). This signal is processed through a circuit composed of DCUs U1 and U5, $\div 16$ U2, the inverters of U6, and the gates of U11. The "SET 9" inputs of the DCUs are tied together, so that applying a high level to this input causes the 2.5 MHz clock to be fed through the gates to U2 at a 2.5 MHz rate.

With a low "SET 9" the input to U2 is one-hundredth the 2.5 MHz rate, or 25 kHz. The "SET 9" inputs to U1 and U5 are the inverted D output from U2, which is high when U2 is reset. The clock to U2 is then at a 2.5 MHz rate for eight pulses after reset. The D output then switches, and the clock rate drops to 25 kHz for the next four pulses. The A and B outputs of U2, plus their complements, are combined in the four NOR gates of U7 to produce the four MUX timing signals TF1, TF2, TF3, and TF4. The output TF4 is combined with U2 output D, and applied to the J input of flip-flop U23B. The clock to U23 and U24 is the same as the input to U2. The end of the fourth slow clock pulse then triggers U23B which resets U2. The clock pulses then return to the 2.5 MHz rate. The next pulse resets U23B and returns U1, U2, and U5 to their initial states.

The result is to produce a frame consisting of eight MUX time intervals at the 2.5 MHz rate, followed by four at the 25 kHz rate. One extra clock pulse resets the generator. The drive to the front panel display from U10 is gated off by the D output of U2 during the eight fast pulses in this train.

Count Chain Data Shift Controls

As the length of the Gate Time is varied by changing the front panel RESOLUTION switches, the counting chain on A103 is also modified by removing DCUs from the string. This is described in the Circuit Description of Count Chain 3 (A103). In the 1 Hz RESOLUTION setting (1 sec. Gate Time), all eleven DCUs are in the counting chain. With 10 Hz RESOLUTION (100 ms. Gate Time), the seventh (10 kHz position) DCU is bypassed. With 100 Hz RESOLUTION the seventh and eighth DCUs are bypassed, and with 1 kHz RESOLUTION the seventh through ninth DCUs are bypassed.

As indicated in Table 9-3A, with shorter gate times, the information in the eighth through eleventh DCUs must be shifted into lower numbered latches (7 through 10) to read out and be displayed in the proper front panel position. The data shift controls which accomplish this function are produced in ICs U9, U13, U14, U15, and U16.

To allow the data shift to take place on A103, presettable DCUs are used in the counting chain. The output lines of the eleventh DCU feed the data input lines of the tenth DCU. The tenth DCU feeds data to the ninth DCU, the ninth feeds data to the eight, and the eighth feeds data to the seventh. When a LOAD DATA command is applied to one of these DCUs, it then loads data from and assumes the same state as the higher numbered DCU to its right. To shift data one place left in the highest five DCUs of the counting chain (DCUs 7 through 11), it is necessary to apply the data LOAD pulses in sequence to DCUs 7, 8, 9, 10, and then a reset pulse to DCU 11 (load zero), If the load pulses were applied simultaneously to all DCUs, they

would all go immediately to zero. The necessary sequence of pulses is produced by a 4-10 line decoder on A103 which is driven by a DCU on A101. The DCU is stepped through states 0 to 9 by a clock input, with the 1, 3, 5, 7, and 9 outputs of the decoder activating the load inputs of DCUs 7, 8, 9, 10, and 11 respectively. Every ten inputs to the data shift DCU on A101 cause the data in the DCUs on A103 to shift left one position.

To place the counting chain data in the proper position after the end of each gate time interval, clock pulses must be applied to the data shift DCU. With 1 second gate time, no pulses are required; with 100 ms. gate time, ten pulses are required; with 10 ms. gate time, 20 pulses; and with 1 ms. gate time, 30 pulses. The number of clock pulses is regulated by presettable DCU U15 and associated gates in U13, U14, and U16.

The ÷5 part of U15 is preset during the gate time to the states shown in Table 9-3B. Data inputs to produce them are the four gate control lines. The :2 part of U15 directly controls the gate through which the 2.5 MHz clock is applied to data shift DCU U9. With 1 second gate time, the binary is not preset, and no data shift clock pulses occur. With shorter gate time settings, the $\div 2$ is set during gate time, with data shift clock pulses occuring after gate time is complete. Every ninth pulse to the data shift DCU (U9) produces an output through AND gate U13 which is applied to the $\div 5$ input of U15. The input to U15 is combined with the D output in another AND gate, and applied to the ÷2 input. When the ÷5 count reaches zero state, the ÷ 2 state is also zero, and the data shift clock turns off. Depending upon the ÷5 preset state, either 0, 10, 20, or 30 clock pulses have occured, and the counting chain data has shifted 0, 1, 2, or 3 places to the left.

Additional gates inhibit the Sequence Generator during data shift. Update Data is also inhibited during this time.

Display Selector Drive Generator

This drive is actually the same as the MUX Time Frame signals during the slow scan. The signals TF1 - TF4 provide one input to each of the four NAND gates of U10. The other four inputs are tied together with the D output of U2. This D output is high only after the first eight fast scan signals (first two groups of TF1 - TF4) have occurred, and the slow scan (third group of TF1-TF4) is taking place. The NAND gate outputs are the inputs to the digit selector drivers on Display Board (A110).

Signal Generators for Blanking and Gate Time Controls

These generators operate on the inputs from the six front panel RESOLUTION switches. They are processed in the inverters of U4 and U8, and the NOR gates of U3 and U12, to produce nine output control signals. Five of these are used on A101 principally to control display blanking. The remaining four are used externally, as well as on A101. The four lines, one of which is high for each gate time, are fed to the gate generator on A105, which then determines the gate time. The signals are also fed to Count Chain 3 (A103) where they control the length of the counting chain as the gate time is changed. One of these four signals, plus the remaining five, are used on A101 to control least significant digit blanking by the RESOLUTION switches. Three outputs of U20 produce blanking

signals in Display Driver 2, by combining MUX timing outputs TF2, TF3, and TF4 with the RESOLUTION switch signals from U4 and U8. This produces blanking in readout digit 7 (as indicated in Table 9-3C), plus blanking of digits 5 and 6 in resolution settings for 100 kHz and 1 MHz. U17 produces the blanking signals in Display Drive 3 (as indicated in Table 9-3C), plus complete blanking (TF1 - TF4) in the 100 kHz and 1 MHz resolution settings.

Leading Zero Suppression Circuitry

The portion of A101 related to leading zero suppression is detailed in Figure 9-3C. This function is accomplished in two steps. Initially, the circuit determines if any of the three channels contains non-zero data. If all data is zero, it disables the blanking and displays all zeros. If there is non-zero data, it locates the first channel containing this data.

The most vital portion of the zero suppression circuitry is contained within the decoder-drivers themselves. This is a zero detection circuit which is enabled by the ripple blanking input (RBI). If RBI is enabled (low), the presence of zero data causes the ripple blanking output (RBO) to be energized (low). The decoder-driver also contains a blanking input (BI) which blanks the digit when energized (low). BI and RBO are internally tied together so that the pin designated BI/RBO serves both as an input and an output. Thus, if RBI is enabled, zero data will energize RBO, which is equivalent to energizing BI, and the digit is blanked. Thus, a digit may be blanked either by applying a low-level to BI/RBO, or by the presence of zero data when RBI is enabled.


The first circuit function is to determine if any of the three channels contain non-zero data. All flip-flops are reset enabling the RBI on all decoder-drivers. As the multiplex system rapidly scans through its first four Time Frames, any non-zero data in a decoder-driver will be indicated by the RBO going high. This in turn enables the J input of the corresponding flip-flop. The next timing pulse sets that flip-flop and disables the RBI of that decoder-driver. At the end of the first multiplex group, the presence of any non-zero data is indicated by a set flip-flop. A set flip-flop enables the J input of the following flip-flop. This insures that non-zero data in any decoder-driver causes all flip-flops further down the chain to be set within two additional Time Frames.

If all data is zero, then the gating is such as to allow the eight clock pulse (TF4 of the second fast group) to set the first two flip-flops and enable the third. The ninth clock pulse then sets the third flip-flop. This then disables all ripple blanking inputs so no blanking will occur with all zero data.

The remaining task is to determine the first channel with non-zero data. Gates are arranged so that the ninth clock pulse will reset the first flip-flop which is in the "set" state via the K input, and thus enable the corresponding RBI, prior to the start of the slow scan. The internal ripple blanking circuitry will then blank all zeros until the first non-zero data is present.


				—	
CHANNEL 3	Drive Enable	+ + + +	+ + + 1	+ + 1 1	+ 1 1 1
	Display Digit Selected	8 9 10	8 9 10	8 10 11	8 10 11
CHANNEL 1 CHANNEL 2 CI	DCU Addressed	8 9 10	9 10 11 8	10 11 8 9	11 8 9 10
	Drive Enable	+++1	+ + + +	+ + 1 +	. + + 1 +
	Display Digit Selected	5 6 7 7	5 2 7 7 7	5 6 7 7	5 4 7 7 7
	DCU Addressed	5 6. 7 11	10 20 17 88	55 7 9	5 6 7 10
	Drive Enable	+ + + +	+ + + +	+ + + +	++++
	Display Digit Selected	. H 20 20 4	1 2 2 4 4	1 2 3 4	H, 22 65 4t
ט	DCU Addressed	1 2 3 4	1 2 2 4 4 4	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 3 4
	MUX Address a b	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 0 1 1	0 0 1 0 0 1 1 1	0 0 1 0 0 1 1 1
Sequence	Time Frame in MUX Sequence	TF-1 TF-2 TF-3 TF-4	TR-1 TR-2 TF-3 TF-4	TF-1 TF-2 TF-3 TF-4	TF-1 TF-2 TF-3 TF-4
Gate Time 1 sec.		100 ms.	10 ms.	1 ms.	


TABLE 9-3C GATE TIME vs. SEQUENCE TIME FRAME and DCU ADDRESSED



LEADING ZERO SUPPRESSION

9-8







COUNT CHAIN 2 (A102)

A102 is similar to A103, being simply a continuation of the counting chain that begins on A103. Six DCUs on A102 (U4, U7, U10, U12, U15, and U18) combine with the five DCUs on A103 for a total of eleven in the counter. Each of these six are presettable. They are programmed by data lines either from the Converter (when it is being used), or from external inputs when IF Offset Option 06 is used.

Each of the six DCUs has an associated quad-latch (U5, U8, U11, U13, U16, and U19) to store the DCU information. An additional latch (U21) stores the information from the last DCU on A103 (U1), which does not have a quad-latch on that board. Two sets of multiplexers (U6 and U9, and U14 and U17) transfer the information from the latches to the display drivers. Two decoder-drivers (U1 and U2) convert the four line BCD information from the two multiplexers into the seven-line code necessary to drive the segments of the front panel display. Separate inputs to these decoders allow the display to be blanked, or to display all eights in the Visual Display Test. (A more detailed description will be found in the paragraphs titled "Leading Zero Suppression Circuity".)

FIGURE 9-4A COMPONENT LOCATOR COUNT CHAIN 2 (A102)





COUNT CHAIN 3 (A103)

A103 receives BCD and carry signals from the High Frequency Board (A106). The carry signal is processed thru one to four decade dividers (U2-U5), with the carry output at P1 pin E sent to the Count Chain 2 Board (A102). Gate width commands from the RESOLUTION switches, control data routing and shifting to place the data in proper position for display. Display data for 1 Hz thru 1 kHz information is stored on this board, with mux commands from the Count Chain 1 Board (A101) controlling the transfer of this data to the front panel display.

Data from the first DCU on A106 enters at J2. The data consists of four TTL logic bits giving the BCD information from the first decade, and a 60% duty cycle ECL logic signal which is the carry output from the first decade.

The ECL carry signal enters the ECL-to-TTL converter on the base of Q1. R1 and R2 provide a 95 ohm termination to -1.4 V (open circuit voltage at J2 pin 3). R5 and R6 provide a reference voltage of -1.5 V at the base of Q2. Q1, Q2, and Q3, form a differential cascode amplifier operating in the over-driven mode as a level translator. R3 prevents the TTL output signal from going negative.

The TTL carry signal enters a cascade of four DCU's (U2-U5). The carry output from A103 can be selected from any one of the four DCU's by a 4-wide, 2-input AND-OR-INVERT gate (U12). The selection of the carry output is determined by the RESOLUTION switches. For 1 second gate times, the output comes from U5; for a 0.1 sec gate time, from U4, etc.

There are four latches on A103 (U7-U10) which contain the information to be displayed by the 1 Hz thru 1 kHz digits. The input to these latches comes from the first four decade dividers: input to U7 comes from the decade divider on the High Frequency Board (A106), input to U8 from A103U2, to U9 from A103U3, and to U10 from A103U4.

When the counter is operated in shorter gate time than one second, the decade dividers contain correspondingly higher digit information. For example: For a 0.1 second gate, the first DCU (on A106) contains the 10 Hz information; for a .01 second gate, 100 Hz information, and for a 1 ms gate, 1 kHz information. In order for this information to be displayed properly, BCD information in the DCU's is shifted to the right before it is transferred to the storage latches. The data shift occurs in sequence from right to left; that is, the data moves from U4 to U5, then from U3 to U4, from U2 to U3, and finally from J2 to U2. This shift sequence is controlled by the four command signals: Data Shift A thru Data Shift D, generated on A101. This series occurs once for 10 Hz resolution (100 ms gate), twice for 100 Hz resolution (10 ms gate), and three times for 1 kHz resolution and above (1 ms gate). During the data shift process, the normal clock inputs to the DCU's must be inhibited. This is accomplished by one third of U11, and the four diode gates (CR1, CR4, CR6, and CR8). These gates are held off during sequence 5 when the data is being shifted.

Reset of the four DCU's is controlled by the counter reset line, and occurs after the data is read into the latches and before the next counter gate period. The inverted BCD information from the latches goes to J1 for use with the BCD Output option.

The non-inverted BCD data from the four latches goes to a 4-by-4 mux consisting of U13 and U14. This data is then sent four bits at a time, to the Count Chain 2 Board (A102), where it is converted into 7-segment display information to drive the front panel LED display. The control signals for the mux switch come from A101 and are comprised of two signals: mux address a, and mux address b. These two signals form a binary code to give four addresses: 0, 1, 2, and 3, as shown in Table 9-5A.

SELECTED INPUT	ADDRESS		
	A	В	
0	0	0	
1	1	0	
2	0	1	
3	1	1	

TABLE 9-5A MULTIPLEX ADDRESS

FIGURE 9-5A COMPONENT LOCATOR COUNT CHAIN 3 (A103)

PERIOD	FUNCTION	DURATION	LOCATION
9	COUNTER RESET	10 µs	_
0	3 MSD SET	10 µs	U12 pin 9
1	OFFSET ENABLE	10 µs	U12 pin 10
2	GATE GENERATOR SET	. 10 μs	U12 pin 11
3	GATE GENERATOR ENABLE	10 μs	U12 pin 12
4	GATE PERIOD	GATE + 10 μs	U12 pin 7
5	DATA UPDATE	10 µs	U3 pin 10
6/7	PRINT	20 μs	U14 pin 6
8	DISPLAY PERIOD	Variable	U9 pin 11

TABLE 9-7A SEQUENCE GENERATOR COMMANDS

Commands are generated as shown in Table 9-7A. (Period numbering is determined by the output state of U9.) The sequence proceeds as follows:

Period 9: The starting point in the cycle. All counting chain DCU's are reset.

Period 0: In Band III, the YIG/Comb Generator frequency is preset.

Period 1: Used to preset counter in conjunction with Offset Option 06.

Period 2: The Gate Generator is set.

Period 3: The Latch Binary (U10B) is reset, enabling the Gate Binary (U10A). The 10 MHz clock (U8 pin 7) is applied to the Gate Generator. Period 4: The Gate Generator is enabled and inhibits the Sequence Generator (U13 pin 8) for the duration of the gate time.

The incoming signal to the counter is counted during this period.


Period 5: The accumulated data in the counting chain DCU's is loaded into the latches.


Period 6/7: The PRINT command is generated indicating the presence of data on units equipped with Digital Output Option 09.

Period 8: The Display Period. The Display Generator is turned on and inhibits the Sequence Generator during this time.

The duration of the period is determined by the front panel SAMPLE RATE control.

	•
	Ŋ
	ŝ
	ď
	,





CONTROL 1 (A105)

This unit contains the circuitry to generate the counter control sequence and the gate time interval. These functions are derived from the 10 MHz Time Base Oscillator.

Clock Generator

Transistors Q1 through Q4 form a Schmitt Trigger to convert the 10 MHz time base signal to a square wave suitable to drive the ECL gates of U4. These outputs are further gated and translated to TTL levels in U8.

Sequence Generator

This circuit produces the main control cycle of the counter by generating a sequence of commands. It consists primarily of an address generator U9, and a decoder U12.

Clocking is performed at a 100 kHz rate by dividing the 10 MHz TTL clock in DCU's U2 and U7. An output of 2.5 MHz is also obtained at U7 pin 12 for the multiplexer clock on Count Chain 1 (A101). The gates of U5 are arranged so that both the 100 kHz and the 2.5 MHz signals are trains of 50 ns wide pulses.

The 100 kHz pulse train drives address generator U9, which produces a four line BCD code. The A and B outputs of U9 address U12, while the C output selects which of the two decoders is active. This generates sequential control signals, one on each of eight lines. Two more signals are obtained using the D output of U9 by itself, or combined with the A output. The gate inputs to U12 (pins 2 and 14) are turned off during switching and when not required, by an OR gate in U13. This eliminates any outputs due to switching transients.

Several internal counter operations inhibit the sequence generator. In addition, Digital Output Option 09, and Re-

mote Programming Option 07, allow the sequence to be externally inhibited.

Gate Generator

The Gate Generator provides the correct gate time interval as required by the front panel RESOLUTION switch settings. The time interval is controlled by selecting an integral number of cycles of the 10 MHz Time Base Oscillator. This then turns the Gate Binary U10 on and off appropriately.

The major element of the Gate Generator is a programmable multi-decade divider,U19.By applying the proper address as shown in Table 9-7B, division ratios from 10^3 to 10^6 can be obtained. A 1 MHz input is then used to generate intervals from 1 ms to 1 second. DCU U16 divides the 10 MHz clock signal to provide the 1 MHz input for U19. The address is obtained by processing the four gate control signals from A101.

For operation in Band II, it is necessary to expand the gate time by a factor of four, since the incoming frequency is divided by four. This is accomplished by disabling Q5. The 2.5 MHz signal from U2 and U7 then appears at U8 pin 15 during the gate time and is combined with the 10 MHz signal to produce a 2.5 MHz pulse train at U17 pin 3. If Q5 is enabled, then the 10 MHz pulse train will appear there.

The QB output of U22 is combined in U17 with the 10 MHz clock and the A and D outputs of U16 to produce the Time Base Gate Level at U17 pin 6. This arrangement guarantees that the gate time interval is precisely determined by the 10 MHz signal itself.

It is necessary that the ${\rm Q_B}$ output be no more than one microsecond duration. The two flip-flops of U22 are interconnected in such a manner as to produce a single one microsecond pulse every time the output of U19 goes low.

Display Time Generator

This generator consists of U18, U15, Q6, Q7 and associated circuitry. Triggering the multivibrator U18 generates a pulse whose width is determined by C21 and the resistance of the front panel SAMPLE RATE potentiometer. Q6 is a current amplifier to increase the available range, while DCU U15 is used to scale the range by a factor of ten. The result is a display time period variable from approximately 60 ms to 40 seconds. U18 is triggered by the SEQUENCE GENERATOR "8" appearing at pin 2. Once turned on, feedback from Q7 to pin 4 holds the unit in its free running state until pin 3 goes low. Pin 3 input is derived from the output of DCU U15. The Display Time Generator output (U3 pin 12) is then used as one of the Sequence Generator Inhibit inputs.

The Display Time cycle begins with SEQUENCE GENERATOR "9" setting U15 (pin 7) to the "9" state which inhibits U18 (pin 3) from triggering. When SEQUENCE GENERATOR "7" begins, U15 is reset (pin 3), thus enabling U18. Period "8" triggers U18 (pin 2) and the Sequence Generator is then held in period "8" until U15 counts to 9, at which time the display period ends.


Application of the front panel HOLD command at U13 pin 8, holds U15 in the reset position so that the Sequence Generator is permanently inhibited in period 8.


To assist troubleshooting of the Sequence Generator, a Cycle Speed jumper is provided. If this jumper is moved from +5 (Normal) to ground (Fast), the R(1) input (U15 pin 2) is brought low, and the Display Generator is inhibited, thus reducing the display time to 10 microseconds.

**-			
CONTROL LINE			DIVISION
20	2 1	2 ²	RATIO
1	1	0	10 ³
0	0	1	10 ⁴
1	0	1	10 ⁵
0	1	1	10 ⁶

TABLE 9-7B PROGRAMMABLE DIVIDER

FIGURE 9-7A COMPONENT LOCATOR CONTROL 1 (A105)





HIGH FREQUENCY (A106)

The High Frequency board accepts RF signals from the Preamplifier (A111), Prescaler (A109), Converter (A2), gate and 10 MHz Test signals from Control 1 (A105). Range signals from Control 2 (A104) select the appropriate input which is processed, gated, and counted in the first decade counting unit (DCU). The outputs from A106 are the Carry (f/10) signal, and the first decade of BCD information. These signals go to Count Chain 3 (A103) for further processing.

High Frequency board A106 also provides programming, frequency division, phase comparison, integration, and part of the video signal amplification, for the source locking phase lock loop (PLL). All signals for the PLL portion of A106 enter or leave via J1, which connect to Microprocessor board A122.

Input Selector

A106 accepts three input signals (on J1, J2, and J4), and a 10 MHz Test signal (J3 pin 4). One of the three inputs is selected by a command signal entering on P1 pins 12, 13, or 14. Each command line sits at approximately -12 V until it is selected, at which time it is pulled up to about + 0.7 V. These command signals turn on an appropriate differential amplifier, which selects the input signal to be processed. The signal into each gated amplifier is terminated with a 51 ohm resistor.

If the input to J1 is selected, an additional amplifier stage (U16A) is also turned on by the control signal. This signal is ac-coupled into the preamplifier stage to allow the input to be biased at approximately -6 V. The collectors of U16A are operated against ground to minimize parasitics. L2 and L3 in series with load resistors R35 and R37.

are high frequency peaking coils used to flatten the response of the amplifier. R36 is used partly as a damping resistor for L2 and L3, and partly to establish a -2 V level at the output of U16A for direct coupling to U16B. CR14 and CR15 prevent large signals from overloading U16B.

Squaring Circuits

The input selector differentially drives squaring circuit Q12 and Q19. Q12 is a current mirror which is used as a voltage-to-current converter. The current from Q12's collector is used to drive tunnel diode CR19. The action of a tunnel diode under a current driving signal is that of a Schmitt trigger; that is, the voltage across the diode changes abruptly between two states (approximately 0.I and 0.5 V), and therefore changes a low frequency sine wave into a low frequency square wave, with rise and fall times on the order of half a nanosecond.

The voltage signal across the tunnel diode is used to drive the pulse forming network. The network input is a wide-band high speed differential amplifier (Q13/Q14), to increase the amplitude of the tunnel diode signal, and improve the rise and fall times. The output of O13/O14 drives current mirror 015, used here as a current switch. Essentially, Q15 is either on or off, but the output is the current from the collector, and not a voltage signal. The switched current signal drives differentiator L4. The output of a differentiator with a square wave input is a series of pulses - positive when Q15 turns on, and negative when Q15 turns off. The negative pulses (wider than the positive pulses due to transistor storage time) are removed by CR23. Shorting out the negative pulses also provides a damping effect on L4, improving its response to the positive pulses at high frequencies.

Pulse Inverter

These positive pulses are then coupled to pulse inverter Q7, which has two functions: to invert the pulse, and to deliver the negative output pulses at the right dc reference level for decade divider U18. A temperature compensated stable dc reference is provided by voltage divider R75-77 and CR25-26. The inverter is kept from disturbing this reference by being biased just at cut-off. This is accomplished by developing a forward bias for the transistor from the voltage drop across CR14, whose voltage matches the base-emitter voltage of Q16, keeping Q16 just at the edge of conduction. Basically, Q16 is a pulse amplifier, since it only conducts during a signal pulse. The load resistor for Q16 is the net equivalent of the bias network R75-77.

Q16 output drives the input of decade divider U18. The divide-by-ten output of U16 is a 60/40% duty cycle ECL level signal, and is called the "DCU CARRY" signal (J3 pin 3); the load resistor for this signal is on A103.

The gate signal to the DCU is an inverted ECL signal. It enters on J3 pin 5, and goes directly to U18 pin 16. The BCD output information is available at J3 pins 1, 2, 13, and 14. During a count cycle at high frequencies, this information is slew rate limited, and actual output level cannot be seen until the circuit comes to rest. After the circuit is finished counting, TTL level signals are present at these outputs. U18 is reset after the counting cycle is complete by a TTL reset signal at pin 3.

Phase Lock Loop

The PLL generates a 50 kHz reference signal by dividing the counter's 10 MHz time base in the reference divider (U2B, U15A/B, Q8, Q9). The incoming 10 MHz signal is

converted to a TTL signal by Q8 and Q9. The signal is then divided by two in U2, by ten in U15A, and by ten in in U15B, resulting in a total division of 200. The 50 kHz reference retains the same stability as the time base oscillator (A108). This reference signal is applied to phase detector U11 through phase reversing switch U10.

The second input to the phase detector circuitry comes from the frequency divider chain. The divider chain takes the IF frequency and divides it by the number programmed into it by frequency program registers U8 and U9. With the exception of two bits, the program number consists of four 4-bit numbers (in standard positive logic format), which correspond to the IF lock frequency.

The numbers are programmed serially into U8 and U9, with the parallel outputs programming the frequency divider chain (U3-U6) sequentially from the least significant digit to the most significant digit. Since the counter can never be programmed above 319.9 MHz, only two bits are required to program U5 (pins 5 and 11); the other two bits (pins 2 and 14) are hard-wired low. The two remaining bits from U9 are used for other programming functions: one bit (pin 10) is used to control the reversing of the reference and divided IF signals to change the polarity of the video signal; the other bit (pin 11) goes through J4 pin 1 to the Microprocessor board (A122) to select the narrow bandwidth mode of locking. (These last two functions, generated by the microprocessor on A122, have no correlation to the frequency being programmed.)

Phase Detector

The phase detector compares the phase of the two incoming signals by measuring the time difference between their leading edges. The output of phase comparator U11 consists of negative voltage pulses from pin 2 or pin 13, with the width of the pulses proportional to the phase error between the two signals. The advantage of this type of detector is significant when the two signals being compared are not the same frequency. When this occurs, the error pulses lengthen into a nearly dc signal, and the phase detector becomes a frequency comparator, indicating whether the divided signal is above or below the reference frequency. The only condition under which this type of phase detector can lock up, is when the two incoming frequencies are identical.

FIGURE 9-8A COMPONENT LOCATOR HIGH FREQUENCY (A106)

Charge Pump

The remaining part of the phase detector circuitry (Q2 ~Q4) is called the charge pump. This circuitry takes the voltage pulses from the phase comparator and converts them to current pulses. Q3 takes the negative voltage pulse from U11 (pin 13), and converts it to a 4.6 mA collector current pulse, at about the same width as the voltage pulse from U11. Q2 is an inverter which drives Q4, generating a 4.6 mA current pulse of opposite polarity to that of Q3. The current output pulses "pump" the charge across C8 and C9 in the loop filter up and down, to correct for the phase error between the two frequencies entering the phase comparator.


Loop Filter


The loop filter (Q5, Q6) is an integrating type, which has a dc gain equal to the open loop gain of amplifier U13. The gain of U13 decreases as a function of frequency, until the impedance of C8 and C9 is less than R21. Above this frequency, the output is equal to the input current times the value of R21. Since this is an integrating filter, capacitors C8 and C9 store a charge. At times during the lock up procedure, it becomes desirable to "dump" this charge. Q5 is held at cut-off by -12 volts applied to its gate. When current flows into Q6's emitter, Q6 saturates, and its collector and the gate of Q5, go to +0.2 volts. This turns on Q5, and dumps the charge on C8 and C9.

The output of the loop filter drives the loop amplifier, consisting of a DAC (U14) and an op amp (U12A). The DAC is a CMOS switching type that is used as a digital gain control. The gain in Bands IA, IB, and III, from TP10 to TP7, can be calculated from the equation: Frequency in MHz, divided by 70.

In Band II, the divide-by-four Prescaler requires that the gain of the loop amplifier be multiplied by four. This is accomplished by the Band II command signal turning on Q7, which switches R27 into the circuit. R27 essentially bypasses 3/4 of the feedback current, resulting in an increased stage gain of four. The output of U12A goes to A121 for further processing before being used to control the frequency of the source being phase locked.

1 ,





POWER SUPPLY- (A1/A107)

The Power Supply furnishes all basic operating voltages required by the counter. The supply consists of two assembly groups:

- (1) PC Board A107 contains the rectifiers, filter capacitors, and regulator circuitry.
- (2) Chassis mounted components (A1-) consist of the power transformer (T1), primary wiring, fuse (F1), 115/230 power switch (S102), and the front panel POWER On/Off switch (S101).

Circuit Description

The basic voltages that are required by the counter are: unregulated +18 V, regulated +12 V, -12 V, +5 V and -5.2 V.


All the regulated voltages are produced by full wave rectifier and series regulator circuits. The +18 V unregulated voltage is also the input voltage for the +12 V regulator.


Each of the four regulator circuits contains an integrated circuit voltage regulator with current foldback capability, protective diodes, and provision for adjustment of the required output voltage.


The type of IC used in both the +12 V and +5 V regulators is an LM305. This IC contains an internal temperature compensated voltage reference, as well as the necessary circuits to provide gain and current foldback limiting. The foldback current limit control resistors in the +5 V supply (for example) are R11, R12, and R13.

The negative supplies utilize an LM304 as the basic IC regulator. This IC also contains an internal temperature compensated reference. To implement this reference an external pre-regulator is required. In the -12 V circuit (for example), the pre-regulator includes R22, R25, and CR9. Current foldback limiting uses internal IC circuitry in addition to R17, R18, R19 and Q5.

> FIGURE 9-9A COMPONENT LOCATOR **POWER SUPPLY (A107)**







REFERENCE OSCILLATOR BUFFER (A108)


An internal temperature-compensated crystal oscillator— TCXO (A116), is used as the basic reference against which all input signals are compared. Additional time base options are available (see Section O - Options), which allow the user to select a level of precision compatible with measurement requirements. Specifications of the TCXO are listed in Section 3.


The counter may be operated from either the internal time base oscillator (TCXO or oven option), or from an external time base reference generator. Internal or external selection is made by means of a rear panel switch (A1S103). A rear panel BNC connector (A1J4) connects to A108J2 to furnish a 10 MHz square wave output signal, or accept a 10 MHz sine or square wave input signal (1 to 3 V p-p into 300 ohms). The method of switching between internal and external oscillators is shown in the Functional Diagram of Figure 9-10C. The power to the TCXO is switched on and off with the main counter power supply, while the power to any of the oven oscillator options remains on as long as the counter is plugged into an active power line, irrespective of the setting of the POWER On/Off switch.

Circuit Description

The TCXO sine wave is gated and converted to a TTL level in the circuit consisting of: a linear, low-gain isolation amplifier Q1; a differential sine-to-square wave amplifier Q2 and Q4; and an output current driver Q5. The gate function is accomplished by switching Q3 on and off through U1. Transistors Q10 - Q12, and Q13 - Q15, are identical sets of gated buffer amplifiers. Buffered gain is obtained in each set by the low-gain NPN/PNP pairs Q10/Q11, and Q13/Q14. The gating function is performed by switching Q12 and Q15 on and off through U1. Q6 - Q9, and Q16 - Q19, are identical sets of output line drivers. Low-gain, common emitter input stages Q6 and Q16 are followed by emitter followers Q7 and Q17, which drive push-pull emitter follower output pairs Q8/Q9, and Q18/Q19.

FIGURE 9-10A COMPONENT LOCATOR REFERENCE OSCILLATOR BUFFER (A108 + A116)





PRESCALER (A109)

This assembly permits the measurement of frequencies in the range of 100 MHz to 850 MHz, dividing the input frequency by a factor of four prior to counting. The counter then counts this scaled frequency with a gate time which has been expanded by four, thus yielding a direct frequency readout.


The major element of A109 is a $\div 4$ integrated circuit (U2). Sufficient drive level for this IC is provided by an integrated broad band amplifier U1. The output of U2 is amplified by the circuit consisting of Q4 through Q8.


Due to the tendency of U2 to free run with no input signal, it is necessary to disable the output if an input signal of sufficient amplitude is not present. This is accomplished with a threshold circuit consisting of a detector (CR3, CR4 and associated components), amplifier (U3), and differential trigger (Q9 and Q10). When the amplifier output applied to the base of Q9 exceeds the threshold level set by R41, Q9 turns on Q6 and thus enables the output amplifier.

In order to prevent U1 from overloading, automatic gain control is provided by comparing the amplified detector output to a preset level in U4 and feeding the output level back via Q3 to a pair of diodes CR1 and CR2. These diodes, when conducting, act to attenuate the input signal.

Transistors Q1 and Q2 form a -7 volt power source for U2.

FIGURE 9-11A COMPONENT LOCATOR PRESCALER (A109)





DISPLAY (A110)

The Display Board (A110) contains eleven LED numerical display units mounted side-by-side, with spaces between each third digit from the right. The entire assembly is mounted behind a front panel window with the digits grouped to distinctly show GHz, MHz, kHz, and Hz. All drive signals for the Display are obtained from the Count Chain Boards (A101 and A102).

The digit displays are 7-segment LED's, with the anodes of each segment tied together. When the anode is at a positive voltage, grounding any cathode through its resistor illuminates that segment.

In this multiplexed system, the anode supply is applied in pulses (through anode drivers), which are synchronized with the cathode data to determine which segment shall light.


The segment drive is applied directly to the display digits. DS1-4, DS5-7, and DS8-11 have their corresponding cathode segments tied together within each group.


The selector drive to groups DS1, -5, -8, and DS2, -6, -9, are each driven by two transistors in parallel to meet the higher current requirements.

The remaining LED's use single transistor drivers. The drivers saturate when turned on, applying a voltage almost equal to the supply voltage for the display. This voltage is variable (by A103R22) for display brightness adjustment.

Four display lamps are included on this assembly, which illuminate to indicate GATE operation, Converter SEARCH, EXTernal REFerence, and REMOTE operation (Option 07).

FIGURE 9-12A COMPONENT LOCATOR DISPLAY (A110)





9-30

PREAMPLIFIER (A111)

The Preamplifier accepts Band I input signals at J1. The BAND SELECT switch controls relay K1 which selects either the Band IA high impedance (1 meg/20 pf) circuitry, or the Band IB low impedance (50 ohm) circuitry. The output of the Preamplifier (at J2) drives the High Frequency Board (A106).


When K1 is de-energized, the amplifier operates in the 50 ohm mode. The terminating impedance is the parallel product of a 51 ohm resistor (R2) in series with a small inductance (L1), and the input impedance of the first amplifier stage (U1A). This combination keeps input VSWR below 1.5:1 up to 400 MHz. The signal is ac-coupled thru C7 to amplifier U1A, which is biased at approximately -6 Vdc. The collectors of U1A are operated against ground to minimize parasitic problems. Inductors L2 and L3 in series with load resistors R18 and R20, are high frequency peaking coils to flatten the response of the amplifier. R19 is used primarily to establish a dc voltage sufficiently negative to allow direct coupling to the second stage (U1B).

The output of the second stage is also operated against a ground reference. U1B pin 11 output is fed into current mirror Q4, whose output is then summed with the current of U1B pin 12, at J2. In this way, the two currents cancel, and only a small error component is left to generate an off-offset at the load.


When K1 is energized, the amplifier operates in the high impedance mode, with the relay routing the input signal to the impedance converter. The input impedance of the converter is essentially R3 in parallel with a network of components, and the gate of FET Q2. The net impedance of this combination is 1 megohm shunted by about 20 pf. The signal enters the gate of O2 through diodes CR3 and CR4, which provide protective limiting for Q2. The limiter diodes are back-biased at about 0.7 V by networks R7/CR2 and R8/CR5. This back-biasing improves the frequency response by reducing the capacitance of CR3/CR4. The limiter is adequate to protect against an accidental connection of a 115 V. 60 Hz power line to the input, however, due to frequency compensating capacitor C1, this high voltage tolerance decreases as the frequency increases (see Specifications).

Q2 operates as a source follower to transform the impedance down to several hundred ohms. Q3 is a buffer amplifier with a gain of about 1.5; its purpose is to match the output of Q2 to the input of amplifier U1A, and to recover the loss of Q2 gain. The net gain through the Preamplifier is approximately equal for both high and low impedance inputs.


FIGURE 9-13A COMPONENT LOCATOR PREAMPLIFIER (A111)




¥6E



NOTE: COMPOSITE PCB ASSEMBLY. CERTAIN COMPONENTS USED ONLY FOR SPECIFIC OPTIONS AND MODELS. FIGURE 9-14A
COMPONENT LOCATOR
COUNTER INTERCONNECT (A113)





SOURCE AMPLIFIER (A201)

General

A source of up to one watt of power at 200 MHz is required to drive the step recovery diode Comb Generator in YIG module A207. The 200 MHz must be both stable and coherent with the master oscillator in the counter. Stability is required to provide an IF spectrum that is dependent only upon the input signal spectrum. Coherence with the master oscillator is required to make counting accuracy dependent only upon the accuracy of the master oscillator.

The requirements of stability and coherence are satisfied by using a phase locked loop to lock a 200 MHz LC oscillator to the 10 MHz Time Base oscillator. The required output power is generated by a class C amplifier that contains a leveling loop to set the power output at any desired level from 1 mw to 1.1W.

Circuit Description


The phase lock loop is a standard second order loop, implemented by using digital phase lock loop components. The 200 MHz LC oscillator is a modified Colpitts circuit with bias stabilization supplied by Q10. The output frequency of the 200 MHz oscillator is divided by 20 in U1 and U2 to produce a 10 MHz square wave. This signal is compared to the processed 10 MHz reference by phase detector U3. Phase error is amplified by active filter U4 and applied to voltage variable capacitor CR3. This holds the 200 MHz oscillator "locked" in phase to the 10 MHz reference signal. C23 sets the open loop center frequency of the oscillator.


The main power amplifier consists of four stages: Buffer amplifier Q12 and Q13, linear amplifier Q14, and two Class C stages Q15 and Q16. Output power level is controlled by adjusting the value of the negative voltage supplied by Q17 and Q18 to the linear amplifier and the Class C stages.

The power leveling loop operates by sampling the peak value of the output signal with CR5, and comparing this value to the Power Reference. The comparison is made by differential amplifier Q19 and Q20, which then controls Q17 and Q18.

FIGURE 9-15A COMPONENT LOCATOR SOURCE/AMPLIFIER (A201)

9-34





CONVERTER CONTROL 2 (A202)

Converter Control 2, utilizing enable and reset commands from Converter Control 1 (A203), creates the signals required to tune the frequency of the YIG Comb Generator, and control its output power. A202 consists of three principal circuits: DAC 1 and DAC 2, which provide a linear control voltage for the YIG sweep; the YIG Driver, which converts the linear outputs of the DACs to the proper drive currents for the YIG; and the Power Leveler, which controls the YIG output current.

Digital-to-Analog Converter Section

This section consists of a clock generator, DAC 1 (the main DAC). DAC 2 (the fine DAC), and the DAC control circuitry. U10 generates pulses at a 500 microsecond rate. These pulses drive either DAC 1 or DAC 2. If DAC 1 is enabled, the clock drives U7-9, whose outputs go to transistors Q1-8. When the appropriate output goes high it saturates the transistor, effectively connecting the collector resistor to the temperature compensated 3.1 V reference. This sums current into U3A causing the output to step up in voltage. The linear step function is achieved by properly selecting the values of the collector resistors for O1-8. The high precision of these resistors, and the stability of the 3.1 V reference, provides the needed accuracy. Because the A output of U7 does not drive the sum line, the speed of DAC 1 is effectively divided-bytwo, giving it a rate of 1 ms/step. The amplitude of the DAC is equivalent in YIG current to 200 MHz/step. The outputs of U7-9 are also connected to J2, providing the 3MSD information to the Count Chain.

In DAC 2, the clock drives U1 whose outputs are connected directly through resistors to the sum line. Because of the small size of DAC 2 (1.5 MHz/step), the accuracy of DAC 1 is not needed. Q9 provides a backward step at the beginning of DAC 2 to compensate for eddy current delays within the YIG Comb Generator.

Sweep Driver Section

The Sweep Driver section consists of an operational amplifier, a voltage translator, and two cascaded output transistors. The second output transistor (A2Q1) is located on the Converter chassis.


The ramp from the DACs drives the inverting input of U3B; R49 sets the ramp offset, and R53 determines the slope of the ramp. Feedback voltage is obtained across sense resistor R54, forcing an extremely linear relationship between the sweep voltage and the YIG filter current. CR3 limits the voltage developed across the YIG filter tuning coil during flyback, to protect Q11 and A2Q1.

Power Control Section

The Power Control section consists of an E PROM (U11), and a binary DAC (U14, U15). The 3MSD lines drive the address inputs of U11, which generates, for each address, the proper buffered 8-bit output which feeds the input of the 8-bit DAC. The analog output of the DAC is the signal which controls the YIG comb power by adjusting the output power of the Source Amplifier (A201).

During Reset, or when the Converter is not enabled, Q12 and U13B effectively cut the reference current in U14 to zero, thus shutting down the power level output.

FIGURE 9-16A
COMPONENT LOCATOR
CONVERTER CONTROL 2 (A202)




16A

3 J1, J2 NOT USED ON 371 COUNTER.

4 P1-D/4 CONNECTS TO A208P1-14.

FIGURE 9-16B SCHEMATIC DIAGRAM CONVERTER CONTROL 2 (A202)



CONVERTER CONTROL 1 (A203)

Converter Control 1 performs all the control functions necessary to lock the microwave Converter to the correct YIG/Comb Generator (A207) output frequency, and provide appropriate signals to the direct counter.

Converter Control 1 consists of five basic functional sections: a Video Limiter, a Video Detector, an In-Band Detector, an Analog Processor, and Signal Acquisition Logic. The Video Limiter processes the signal from A204 to provide a constant amplitude signal to the High Frequency board (A106). The Video Detector converts the incoming video signal from A204 to a level proportional to the incoming power. This signal is then compared to a number of preset levels in the Analog Processor circuits, and converted into digital signals for further processing. The In-Band Detector is used to determine whether or not the video frequency falls within the desired passband, and to enable the Analog Processor circuits. The Signal Acquisition Logic provides the digital commands to control the sweep circuits and to lock the Converter on the appropriate comb line.

Figure 9-17C shows the operating sequence of the Converter. In the absence of an input signal to the Converter, a 200 MHz/ms sweep is continuously generated (DAC 1 ENABLE and CLOCK ENABLE are high). At the end of each sweep, a CONVERTER RESET command is generated (point A to point B on waveform). When a signal is applied, a Video Detector output will be generated when the YIG filter is tuned through the correct harmonic (point C). When this signal appears, a CONVERTER RESET

command is again generated (point C to point D), and the sweep is reset to zero. A new sweep is initiated (point D) and eventually the Video Detector again produces an output (point E). At this point, a small backward step will be taken, followed by a 3 millisecond delay (point E to point F). At the end of this time, DAC 2 turns on, and a considerably slower sweep (4 MHz/msec) begins. At point G, the Video Detector output has reached 90% of the value stored in the Peak Detector, and the sweep is stopped. Three milliseconds later (point H), a LOCK command is given, which will allow the counter to read the frequency applied to the High Frequency board (A107). If the sweep is inhibited from stopping at point G (by grounding A203TP4), the Video Detector output will appear as shown by the dotted line on the waveform.

Video Limiter and Video Detector Sections

The incoming signal from the Video Amplifier (A204) enters at connector P2, passes through an isolation buffer Q1, and is limited by the differential amplifier Q2-Q4. This provides a fixed output amplitude of approximately 1 V peak-to-peak to the High Frequency board. Q1 also drives Video Detector diode CR2. Diode CR3 (matched to CR2) is used for temperature compensation of CR2 bias. The rectified signal is then amplified by U31, whose gain is set by Video Detector Gain Control R22. The setting of R22 determines the minimum required lock signal from the Video Amplifier. As such, its setting plays an important part in determining the sensitivity of the Converter. Refer to Section 6 for the proper adjustment procedure.

In-Band Detector

The Video Amplifier also drives an additional buffer Q6, which provides the drive signal for a two-stage limiter U13. This limiter drives a bandpass filter, whose output is then detected by CR10. (Matched diode CR11 provides temperature compensation for CR10.) The output level of CR10 is thus a function of frequency only. When the output of CR10 exceeds the DC level set by R21, the In-Band Detector triggers, generating a TTL compatible output signal. Trigger level hysteresis prevents the In-Band Detector from turning off until the signal is reduced considerably in power. R64 is set to turn on the In-Band Detector at 250 MHz. Once turned on, it will not turn off until the frequency is increased to approximately 275 MHz. It is this difference in turn-on and turn-off frequency which determines the FM tolerance of the heterodyne Converter at the edge of the video passband.

During Reset time the YIG/Comb Generator has no output, so no in-band should be generated. If one is generated, it is an indication that the input to the Converter contains spurious signals of sufficient amplitude to interfere with the operation of the in-band. The Noise Control circuit senses this in-band and generates a ramp to increase attenuation of the input signal via the PIN Diode Attenuator (A206) until in-band goes away, at which point the spurious inputs no longer create a problem. After Reset, A206 remains preset to that amount of attenuation, and the Converter can function with no interference from spurious signals.

Analog Processor

The Analog Processor contains a DC-coupled comparator, and a Peak Detector. The purpose of this section is to convert the analog output of the Video Detector into digital commands which can be used to lock the Converter to the correct comb line. U2A compares the Video Detector output to preset levels, and is used to determine that there is sufficient power level from the Video Amplifier. This comparator is enabled by the In-Band Detector output.

Operational amplifiers U3, U4, and associated circuitry, form a Peak Detector which stores the maximum Video Detector output during a particular sweep period. U5A compares the stored output of the Peak Detector with the instantaneous value of the Video Detector output. Switching occurs when that output reaches 90% of the stored peak.


The Peak Detector is discharged by U5B. A CONVERTER RESET command, or lack of the In-Band Detector signal, will activate U5B. The circuit is inhibited from discharging by the presence of the DAC 2 ENABLE command.

The outputs of the two comparators (U2A and U5A), then form input commands to the Signal Acquisition Logic.

Signal Acquisition Logic

There are five commands generated by the Signal Acquisition Logic: CONVERTER RESET, DAC 1 ENABLE, DAC 2 ENABLE, CLOCK ENABLE, and LOCK. The CONVERTER RESET command is an 18 millisecond pulse used to reset the digital logic on both this board and Converter Control 2 (A202), and to enable the Noise Control circuit. The three enable commands determine which DAC (if any) will control the sweep current applied to the YIG filter. If the CLOCK ENABLE is low, no sweep will occur, and the current to the YIG will remain constant. If the CLOCK ENABLE is high, either DAC 1 or DAC 2 (on A202) will generate a current sweep. The appropriate DAC is selected by the DAC ENABLE commands.

FIGURE 9-17A
COMPONENT LOCATOR
CONVERTER CONTROL 1 (A203)



The following description is keyed to the corresponding lettered points on the waveforms shown in Figure 9-17C.

- A. Initiation of CONVERTER RESET: A CONVERTER RESET will occur in the digital logic whenever any one of the following occur: (1) CONVERTER RECYCLE command from A104. (2) Either DAC reaching the end of its range. (3) Loss of sufficient video level (U2A input drops below threshold). (4) Image Rejection circuit operating (see later paragraph). When this occurs, U6 pin 1 goes low, causing it to generate an 18 millisecond CONVERTER RESET pulse. This pulse will reset DAC 1, DAC 2, U10B, and U2A.
- B. Start Sweep: CONVERTER RESET goes low and enables DAC 1.
- C. Presence of Sweep Related Signal: An In-Band signal of sufficient amplitude triggers U2A. When the signal drops below the threshold value, the negative transition triggers flip-flop U10A. This action generates a CONVERTER RESET. All circuits except U10A are reset; U10B is enabled.
- D. Start of Second Sweep: End of CONVERTER RESET triggers U10B which, in turn, enables U11A. The purpose of the second sweep is to guarantee that after the signal has been applied to the Converter, a sweep is begun from zero frequency. This prevents locking to a harmonic of the input frequency.
- E. Presence of Sweep Related Signal: The negative transition of U2A, as described in paragraph C, triggers U11A. This turns on DAC 2 ENABLE. In addition, multivibrator U6A is triggered, which generates a 3 millisecond pulse. The CLOCK ENABLE is turned off during this pulse, and U7A is triggered. The output of U7A enables U7B. The loss of DAC 1 ENABLE also results in a negative current step (generated on Converter Control 2)

such that the YIG/Comb Generator is tuned back through the frequency that initiated the trigger. This action causes the twin peaks in the Video Detector cutput. During this period, the Peak Detector has stored the peak detected signal level; the voltage at U5 pin 6 is 90% of that peak.

- F. Start of DAC 2 Sweep: The CLOCK ENABLE command goes high at the end of the pulse from U6A.
- G. Stop Sweep: When the Video Detector output reaches 90% of the stored peak U5A is triggered, which again causes a 3 millisecond pulse to be generated by U6A. This pulse triggers U7B which disables the CLOCK ENABLE.
- H. Lock: At the end of the 3 millisecond pulse, the LOCK command is obtained at U9 pin 11 (this allows the counter to display the input frequency). If at any time after LOCK command occurs, the output of the Video Detector should drop below the threshold set at U2 pin 5, a CONVERTER RE-SET command will be initiated when U2 pin 10 goes high.


Image Rejection


At input levels below the specified sensitivity, it is posible that although the video level is insufficient to trigger U2A on the correct comb line, the next higher line is sufficient. If the counter should lock to this line, called the image, an erroneous reading would result. To prevent this, an image rejection circuit consisting of U11B and U14 is provided.


If the In-Band Detector turns on, then off, without U2A triggering, multivibrator U14B enables flip-flop U11B for 3 milliseconds. If during this period, U2A is triggered, resulting in DAC 1 ENABLE going low, U11B will be triggered, resulting in a CONVERTER RESET. The Converter is thus prevented from locking on the image.

FIGURE 9-17C
OPERATING SEQUENCE
CONVERTER CONTROL 1 (A203)

					•
••		·			
	•				
		·			1
			•		4







PIN DRIVER/VIDEO AMPLIFIER (A204)

Refer to Functional Diagram - Figure 9-18C.

The PIN Driver/Video Amplifier module (A204) consists of two distinct sections: the PIN Diode Attenuator Control Loop, and the Video Amplifier.

Components of the PIN Driver include:

- a. PIN Diode Attenuator (A206).
- b. Mixer (A205).
- c. Current-to-Voltage Converter (A204U1).
- d. Loop Amplifier (A204U2).
- e. Iseries Control Circuit (A204Q10-13,Q15,U4).
- f. Itotal Control Circuit (A204CR6, CR7, Q14, U3).

Components of the Video Amplifier include:

- a. Four-stage Broadband Amplifier (A204Q1-4).
- b. PIN Attenuator Section (A204CR1, CR2,Q5).
- c. Four-stage Broadband Amplifier (A204Q6-9).
- d. RF Detector (A204CR3, CR4).
- e. AGC Loop Amplifier (A204Q16,U5).

The PIN Diode Attenuator Control section is a simple feedback loop. DC current from the Mixer diode is converted to a voltage by U1. This voltage is compared to reference voltage (V_{ref}) at the input of U2. The difference in the two voltages is amplified by U2, and appears at E7. This voltage causes the proper currents to flow from the current generators: I_{series} and I_{total} . These currents determine the magnitude of signal attenuation in the PIN Diode Attenuator (A206).

The I_{series} and I_{total} current generators contain shaping networks that control the ratio of the currents through the series and shunt diodes in the attenuator to provide a fairly constant 50 ohm terminal impedance.

The current shaping network for I_{total} consists of CR6, CR7, R68, and R71. CR6 and CR7 produce an approximately exponential curve, while R68 and R71 produce a linear curve. Their sum determines the shape of the current into the summing node at R75.

In operation, an increase in signal power at the attenuator input results in an increase in the magnitude of DC current from the Mixer diode. The increased current causes the outputs from U1 and U2 to tend positive, increasing $\rm I_{total}$ while decreasing $\rm I_{series}$. This produces an increase in the current through the shunt diode, and a decrease in the current through the series diodes, in a ratio which maintains a 50 ohm terminal impedance. This action decreases the magnitude of change in signal power which appears at the Mixer diode.


The Video Amplifier section amplifies the difference frequency produced by the Mixer, and applies it to Converter Control 1 (A203).

The circuit consists of eight essentially identical gain blocks and an automatic gain control. Overall gain of the Video Amplifier is nominally 56 dB, with a frequency range of 25 MHz to 275 MHz.

A typical gain block includes a single broadband transsistor amplifier stabilized by series and shunt feedback, and an output matching inductor.

The AGC portion of the amplifier consists of RF level detector CR3 and CR4, loop amplifier U5, PIN Diode current driver Q16, emitter follower Q5, and PIN Attenuator diodes CR1 and CR2. The reference voltage in the AGC loop sets the maximum output power level for the Video Amplifier at 0 to +1 dBm.

FIGURE 9-18A COMPONENT LOCATOR VIDEO AMPLIFIER (A204)



3 PART OF PC BOARD.

FIGURE 9-18B SCHEMATIC DIAGRAM VIDEO AMPLIFIER (A204)




FIGURE 9-19A
COMPONENT LOCATOR
CONVERTER INTERCONNECT (A208)





FIGURE 9-19B
SCHEMATIC DIAGRAM
CONVERTER INTERCONNECT (A208)



MICROPROCESSOR (A122)

A122 contains the microprocessor (μP) which controls all of the data manipulation and mathematical computation to perform the YIG Preset, Phase Lock, and Band Change functions.

The heart of the μP board is the 4040 Microprocessor (U2). U2 requires two clock signals and a Power On Reset signal which are supplied by clock generator U1. All the signals for data to and from the μP , are carried on the 1-bit Test input, the 1-bit Carry output line, or the 4-bit bi-directional data lines $(D_0 - D_3)$.

The 4-bit data lines are connected between U2 and U3. U3 is a combination ROM (read only memory), and I/O (input/output) IC. The ROM contains the program steps that control the programming of U2. The four I/O ports are 4-bits each, resulting in 16 data I/O lines. These lines are set up as four input lines, and twelve output lines. These 16 lines, plus the Test input and Carry output on U2 control all the data manipulation in the system.

Data Input

Data input to the μP follows one of two basic methods: Serial data input, or parallel data input. Parallel input is the simplest method, but it requires one input port for each data bit. It is, therefore, used in only one place in the system: the input from the keyboard (KEY 0 - KEY

The remainder of the input data is read by a serial input data process. Two 8-bit shift registers (U11, U12), are used to input appropriate data. The process begins with a series of commands which load U11 and U12 with the 16 bits of data on their inputs. After the Load command, the first piece of data (Converter Lock) is available on the Test input to U2. For each subsequent piece of data, a clock pulse shifts register data up one bit. To read any piece of data requires N-1 clock pulses, where N equals the number of bits down on the shift register where the data is located.

Data Output

Data output also occurs in both serial and parallel modes. The parallel mode is used only for the 4-bit BCD number which lights the numerical display (MUX A - MUX D). All other data is sent out in the serial mode. In this mode, the data is presented one bit at a time, on the Carry Output of U2. While the data is present, a clock pulse is sent to clock the data into an appropriate shift register. For the serial output routine, one clock pulse is required for each bit of data to be read out. Data which is to be sent out by this process includes YIG Preset, PLL Program, Gain Adjust, and Band Select.

Loop Amplifier

The Loop Amplifier has essentially three stages of gain (U8A, B, and C). U8A is a 2-pole low pass filter. It has a DC gain of two, and a corner frequency of 16 kHz. Above the corner frequency, the gain drops off at the rate of 12 dB per octave.

U8B is a summing amplifier used to combine the signal from the oscillator (U7) with the video from U8A, and also with an external input (TP6) for introducing signals for loop test purposes. U8C, in combination with U10, is a digitally controlled gain stage. U10 is designed to be used with a summing amplifier and an internal 10 K ohm feedback resistor, to give a gain that is proportional to the binary number programmed. (The gain of this stage would normally be .0078 to .999 using the internal 10 K feedback resistor. However, resistor R42 has been added to increase the gain by a factor of 1.3, resulting in a .01 to 1.3 gain range.) The gain of U10 is programmed by the μP through U6. The program is written such that the gain can be stepped in approximately 3 dB steps.

Bandwidth Adjust Oscillator

U7 is a dual frequency monolithic waveform generator. The frequency of the oscillator is determined by the Select line (FSK) on U7 pin 9. When pin 9 is low, the frequency is determined by C10/R14. When pin 9 is high, the frequency is determined by C10/R13. A sine wave is obtained by first generating a triangular wave, then driving a triangle-to-sine wave converter. The purity of the resulting waveform is a function of how hard the converter is driven. R37 controls the drive to the converter, with its value selected for best signal purity.


Bandwidth Detector


The bandwidth detector (Q6-8, U8D, U9A/B), consists of three circuits: a DC restorer, a synchronous detector, and a Schmitt trigger. The DC restorer (U8D) functions by having a simultaneous DC gain of +10 and -10. This results in an output level close to zero volts for any DC input. The positive gain however, is bypassed for high frequencies, with the resulting gain for AC signals being -10. This stage drives synchronous detector U8A/B.

The synchronous detector functions by changing the gain of an amplifier from +1 to -1 in accordance with the polarity of the signal to be detected — that is, the gain is +1 when the signal is positive, and -1 when the signal is negative. The detector output essentially resembles that of a full wave rectifier. The amplifier output is passed through an integrator (R24/C13), whose output is a DC voltage proportional to the amplitude of the incoming signal. All signals not synchronous with the switching rate of the amplifier, have equal positive and negative gains, resulting in an average DC value of zero volts. The output of the synchronous detector drives a Schmitt trigger (Q6, Q7), which has about 250 mV of hysteresis. The output switches to a high at an input threshold of 1.33 volts, and to a low at an input threshold of 1.08 volts.

The automatic bandwidth adjustment process begins with the loop at its lowest gain (narrowest bandwidth). Oscillator U7 is turned on, with its output driving U8B; the output from U8B drives the synchronous detector. At narrow bandwidths, the peak detector sees the signal and sends out a high, indicating that the bandwidth is too narrow. The automatic programming increases the gain of the loop by stepping U10 in 3 dB increments. As the bandwidth increases, the frequency generated by U7 becomes a frequency inside the loop bandwidth. When this happens, the loop feeds back some signal at the output of USA which is out of phase with that from U7. This feedback cancels some of the signal from the oscillator, and at the appropriate bandwidth, the output of U8B is small enough that the synchronous detector output goes low, indicating sufficient bandwidth.

> FIGURE 9-20A COMPONENT LOCATOR MICROPROCESSOR (A122)





AUXILIARY DISPLAY (A123)

The Auxiliary Display board (A123) has three functions: to display the data entry digits for YIG Preset, and Phase Lock frequency; to light the BAND SELECT, PRESET, and LOCK status indicators; and to scan the keyboard for data entry. All signals to and from A123 are fed through J1, with the exception of local Band Select (on P1).

The keyboard display scan consists of a set of clock and data pulse pairs generated by the microprocessor on A122. The clock and data signals enter via J1, and drive U3 pins 8 and 2 respectively. Each scan sequence consists of eight clock pulses, with the data input being low for the first pulse, and high for all other pulses. The data low is shifted down the shift register from Q(A) to Q(H), sequentially enabling eight components of display. The first step, which enables either the YIG PRESET or LOCK indicator, is about three times longer than that for the remaining display digits, to equalize the apparent brightness of the different types of displays.


Each display digit is lit by the MUX A through MUX D information. The MUX data is changed from a blank display character to the desired display character shortly after the enable is turned on, and changed back to a blank character shortly before shifting the enable to the next desired character. For those digits which are to be blanked, the blank character is simply left on the MUX line during the enable time.

The keyboard data entry is examined at each of the enable times. Since all three key lines have pull up resistors internal to the ROM input port, they are all high unless a key is pressed. When a key is pressed, the low level from the scan shift register (U3) is connected through the keyboard to one of the key lines. The status of U3 is compared to the key line input data, and the selected key is decoded. If two or more keys are pressed simultaneously, the keyboard data is decoded as invalid, and is ignored.

Band select data is sent out each time the BAND SELECT key is pressed. The local band select is programmed by four clock and four data pulses. The band select data is is negative logic data — that is, a low on the appropriate band select line lights the BAND SELECT indicator, and selects the local band. Since a remote band selection could be different than a local band selection, the band select data is sent out twice each time the band is changed. Local band data is sent out, then the existing band select data is read and sent out. If the counter is in the local mode, the two band selects will be the same. If the counter is in the Remote mode, the second band select data will match the remote band selected.

FIGURE 9-21A COMPONENT LOCATOR AUXILIARY DISPLAY (A123)

9-48



08A

3 EIP P/N: 2710016.

FIGURE 9-21B SCHEMATIC DIAGRAM AUXILIARY DISPLAY (A123)

				•

SECTION O OPTIONS

O-1. This section provides descriptions, specifications (where applicable), schematic diagrams and component locators, for the options available for use with the EIP 371 Source Locking Microwave Counter.

<u>OPT</u>	DESCRIPTION
03	OVEN STABILIZED OSCILLATOR (5 x 10 ⁻⁹)
04	OVEN STABILIZED OSCILLATOR (1 x 10 ⁻⁹)
05	OVEN STABILIZED OSCILLATOR (5 x 10^{-10})
06	PROGRAMMABLE OFFSETS
07	REMOTE PROGRAMMING
09	BCD OUTPUT
10	REAR PANEL INPUT CONNECTORS
11	BAND II DELETED
13	RACK MOUNT/CHASSIS SLIDES
17	GENERAL PURPOSE INTERFACE BUS*
	* See separate manual
	NOTE Outline of All and 13 are not used

NOTE: Options 01, 02, and 12 are not used with the 371 Source Locking Counter.

OPTION 01 YIG PRESET - PROGRAMMABLE

01-1. DESCRIPTION

O1-2. This option allows the user to program the starting frequency of the sweep in Band III (825 MHz to 12.4/18 GHz). Increments of 200 MHz may be programmed by grounding the appropriate inputs using standard 1-2-4-8 BCD code. These inputs drive Converter Control 2 inverters A202U7 and U9 to preset the DCUs of DAC 1 on A202.

O1-3. For proper Converter operation, it is necessary that the sweep function not be interfered with. This requires that the minimum frequency to be measured must be at least 275 MHz above the preset frequency. It also imposes the requirement that the preset number be at least 275 MHz above any other frequencies present.

O1-4. Provided the above restrictions are met, Option 01 may be used both for the purpose of speeding acquisition time, and to measure a signal in the presence of a lower frequency signal.


01-5. OPERATION


- Enter preset frequency into the counter with consideration for programming requirements.
- b. Press RESET button.

EXAMPLE: To measure 8 GHz signal in presence of 4 GHz signal (both signals above minimum sensitivity of counter), program counter for 7 GHz; press RESET button. Counter begins sweep at 7 GHz and locks on 8 GHz signal.

Ј3			
<u>Pin No</u> .	Fun	ction	<u>n</u>
16	10 ⁸	В	(200 MHz)
17	10 ⁸	С	(400 MHz)
18	10 ⁸	D	(800 MHz)
19	10 ⁹	A	(1 GHz)
20	10°	В	(2 GHz)
21	10 ⁹	С	(4 GHz)
22	10 ⁹	D	(8 GHz)
23	10 ¹⁰	A	(10 GHz)
24	Grou	ınd	
25	+ 5 7	/dc	•

TABLE 01-1 J3 CONTACT GROUNDING FOR PROGRAMMABLE YIG PRESET OPTION 01






Refer to Option 07, Figure O7-1 for Component Locator and Schematic Diagram for A115 Programming board.


FIGURE 01-1B INTERCONNECTION DIAGRAM YIG PRESET - PROGRAMMABLE OPTION 01

OPTION 02 YIG PRESET - THUMBWHEEL

02-1. DESCRIPTION

O2-2. This option is functionally identical to Option 01 with the exception that ground contact closure is provided by a 3-digit thumbwheel switch mounted on the front panel of the counter. Comb start frequency may be read directly from the switch.





				e :
				12
				7
				4 !

OPTIONS 03, 04, AND 05 HIGH STABILITY TIME BASE (OVEN STABILIZED CRYSTAL OSCILLATOR)

03-1. DESCRIPTION

O3-2. Three Oven Stabilized Oscillators are available as options for certain EIP Autohet Counters. Specifications for the three options are listed in Table O3-1. These options reduce the counter inaccuracy (see Section 6) due to both temperature and time.

O3-3. When either Option 03, 04, or 05 is installed, the TCXO (A116) is removed from the Reference Oscillator PC Board (A108), and components are added to A108 and Counter Chassis A1 (see Section 9, Figure 9-10). The added components include Oven Oscillator power transformer A114T1, 28 Vdc Oven Power Supply A114, and connector A10BJ3.

O3-4. The 28 volt Power Supply is on and operating as long as the counter is plugged into an active source of AC power, irrespective of the counter's POWER On/Off switch. Primary wiring of the oven oscillator power transformer is shown in Section 9, Figure 9-9. The balance of the circuit is conventional: full-wave bridge rectifier CR1, filter C1, regulator U1, series pass transistor Q1, protective diodes CR1-CR3, and voltage control R3.

CHARACTERISTIC	OPTION 03	OPTION 04	OPTION 05
AGING RATE/24 HOURS (After 72 hour warm-up)	< 5 x 10 ⁻⁹	< 1 x 10 ⁻⁹	< 5 x 10 ⁻¹⁰
SHORT TERM STABILITY (1 second average)		$< 1 \times 10^{-10} \text{ rms}$	
0° to +50° C TEMPERA- TURE STABILITY	< 6 x 10 ⁻⁸	< 3 x 10 ⁻⁸	< 3 x 10 ⁻⁸
±10% LINE VOLTAGE CHANGE	< 5 x 10 ⁻¹⁰	< 2 x 10 ⁻¹⁰	< 2 x 10 ⁻¹⁰

TABLE 03-1 SPECIFICATIONS OVENIZED OSCILLATOR OPTIONS





FIGURE 03-1A
COMPONENT LOCATORS
OVEN OSCILLATOR POWER SUPPLY
OPTIONS 03, 04, 05



					1
					5.
					12 17 2
				٠	
·					
					7
		÷			

OPTION 06 PROGRAMMABLE OFFSETS

06-1. GENERAL DESCRIPTION

- O6-2. This option allows the displayed reading of any frequency to be increased or decreased by any number in 100 kHz increments.
- O6-3. For positive offsets, the desired number may be programmed directly on 24 input lines (4-line BCD code on each of six digits). Activating the OFFSET ENABLE command will then cause the reading to be offset by the programmed frequency.
- O6-4. Negative offsets require that the nines complement of the number be programmed and that the OFFSET MINUS command be activated. The nines complement of a number is obtained by subtracting the number from 99.9999 GHz.
- O6-5. All inputs are programmed by ground contact closure or application of a TTL "0" level. Pin connections are shown in Table O6-1.


O6-6. CIRCUIT DESCRIPTION

- O6-7. Circuitry required for the option is contained on two PC boards. Programming Option Board A115 contains the inverters used as buffers for the input information. Offset Control Unit A100 contains the remaining control circuitry.
- O6-8. The six digit offset input is used to directly preset the six DCUs on Count Chain 2 (A102). This then requires that the 3 MSD information from the Converter (in Band III operation) must be serially added to the preset information. This is the major function of the Offset Control unit.
- O6-9. The second function of the unit is to provide a single pulse to the 100 kHz DCU of A102 during negative offset.
- O6-10. During SEQUENCE GENERATOR "0", 3 MSD information from the Converter is preset into U6, U7, and U8. The OFFSET LOAD command is generated (U2 pin 6) and, if OFFSET MINUS is low (negative offset), U4B is set.
- O6-11. At SEQUENCE GENERATOR "1", U3A is enabled and divides the input 2.5 MHz clock to 1.25 MHz. U3B inhibits the sequence generator and enables U4A. The first clock pulse triggers U4A which activates the GATE X 100 MHz signal and operates a single ADD X 100 kHz pulse if negative offset is selected. Clock pulses then simultaneously appear at the ADD X 100 MHz output and the COUNT DOWN input to U6. Pulses continue until U6, U7, and U8 have counted down to zero. U3B is then reset, which in turn resets U4A, ends the cycle, and removes the SEQUENCE GENERATOR INHIBIT.


O6-12. Programming connector type: Amphenol 57-40500, 50 pin female. Mating connector: Amphenol 57-30500, 50 pin male.

_		
	J3 Pin	Function
	14	Ground
	15	Offset Enable
ļ	26	10 ⁵ A (100 kHz)
l	27	10 ⁵ B (200 kHz)
	28	10 ⁵ C (400 kHz)
l	29	10 ⁵ D (800 kHz)
	30	10 ⁶ A (1 MHz)
ļ	31	10 ⁶ B (2 MHz)
	32	10 ⁶ G (4 MHz)
١	33	10 ⁶ D (8 MHz)
	34	10 ⁷ A (10 MHz)
١	35	10 ⁷ B (20 MHz)
1	36	10 ⁷ C (40 MHz)
	37	10 ⁷ D (80 MHz)
١	38	10 ⁸ A (100 MHz)
	39	10 ⁸ B (200 MHz)
	40	10 ⁸ C (400 MHz)
	41	10 ⁸ D (800 MHz)
	42	10 ⁹ A (1 GHz)
	43	10 ⁹ B (2 GHz)
	44	10 ⁹ C (4 GHz)
	45	10 ⁹ D (8 GHz)
	46	10 ¹⁰ A (10 GHz)
	47	10 ¹⁰ B (20 GHz)
	48	10 ¹⁰ C (40 GHz)
	49	10 ¹⁰ D (80 GHz)
	50	Offset Plus/Minus

TABLE 06-1 J3 CONTACT GROUNDING FOR PROGRAMMABLE OFFSET OPTION 06



Refer to Option 07, Figure O7-1 for Component Locator and Schematic Diagram for A115 Programming Board.






FIGURE 06-1B SCHEMATIC DIAGRAM PROGRAMMABLE OFFSETS OPTION 06

			:
			•
			·
			1
			4
			1

OPTION 07 REMOTE PROGRAMMING

07-1. GENERAL DESCRIPTION

O7-2. Most of the functions which are normally controlled from the front panel of the counter may be remotely programmed by this option. These functions are:

- a. 10 Hz RESOLUTION
- b. 100 Hz RESOLUTION
- c. 1 kHz RESOLUTION
- d. HOLD
- e. RESET
- f. TEST
- g. BAND I SELECT
- h. BAND II SELECT
- i. BAND III SELECT

O7-3. In addition to the front panel controls, an additional command: COUNTER RESET is also available. This command resets the counter and initiates a new reading without resetting the Converter.

O7-4. The LOCAL/REMOTE input activates the remote functions. This and all remote commands are activated by ground contact closure or a TTL "0" level. Pin connections to the rear panel are shown in Table O7-1.

07-5. CIRCUIT DESCRIPTION

O7-6. In the standard instrument, all front panel control switches are returned to ground through a jumper cable between A113J7 and J8. With Option 07, the jumper cable is removed, and cables from J7 and J8 connect to Remote Programming board A115. Switch returns are grounded through circuits on A115 in the LOCAL mode. In REMOTE, a series of multiplexers disable the front panel switches and enable the remote control lines.

O7-7. The remote programming circuit contains 13 two-input multiplexers, each of which has one input connected to a front panel switch return, and one input connected to the REMOTE PROGRAMMING connector. When the LOCAL/-REMOTE line (J3 pin 13) is grounded, the multiplexers effectively open the ground connections of the front panel controls, allowing remote control of functions shown in Table O7-1.


O7-8. If the HOLD is not energized, front panel SAMPLE RATE determines cycle time. In remote operation, front panel HOLD is ineffective.

07-9. If none of the RESOLUTION switches are grounded, the counter will operate with a one second gate.


O7-10. Programming connector type: Amphenol 57-40500, 50 pin female. Mating connector: Amphenol 57-30500, 50 pin male.

J3 <u>Pin No.</u>	Function
1	No Connection
2	1 kHz Resolution
3	100 Hz Resolution
4	Hold
5	Reset
6	Test
7	Counter Reset
8	10 Hz Resolution
9	Band I, Lo-Z
10	Band I, Hi-Z
11	Band II
12	Band III
13	Local/Remote
14	Ground

TABLE 07-1 J3 CONTACT GROUNDING FOR REMOTE PROGRAMMING OPTION 07



NOTE: COMPOSITE PCB ASSEMBLY FOR OPTIONS 01, 06, AND 07. ONLY A PORTION OF COMPONENTS SHOWN MAY BE USED ON ANY ONE OPTION. FIGURE 07-1A COMPONENT LOCATORS (A115) REMOTE PROGRAMMING OPTION 07



		•
		ı ı

OPTION 09 BCD OUTPUT

09-1. DESCRIPTION

O9-2. This assembly provides binary coded decimal outputs to the rear panel of the counter corresponding to the applied input frequency. A PRINT command indicates the presence of valid data, while an INHIBIT input is available to allow the user to prevent the information from being altered. Refer to Table O9-2 for rear panel connections.

O9-3. Each output line from the latches associated with the counting chain (A102, A103) then feeds through an inverter to the rear panel Digital Output Connector J2.

O9-4. A positive INHIBIT level (+2 to +50 V) turns on Q1. This in turn, generates a SEQUENCE INHIBIT command to prevent the counter from continuing its sequence. This command allows the user to prevent stored information from being altered.


BCD Code	1 - 2 - 4 - 8				
Format	11 data digits in parallel form				
"0" State Level	0 to 0.4 V, 5 mA current sink capability				
"1" State Level	+5 V, 2kohm source impedance				
Negative Ref	Ground				
Positive Ref	+5 V, 22 ohm source impedance				
Print Command	+5 V to 0 V step, fall time 1 microsecond 20 microsecond width. 2kohm source impedance.				
Hold Off Requirement	Maximum: 50 V; minimum: 2 V.				


TABLE 09-1 SPECIFICATIONS

<u>Pin No.</u>	Function	Pin No.	Function	Pin No.	Function
1	10 ¹ A	18	10 ⁹ B	34	10 ⁵ C
2	10^1 B	19	10 ¹⁰ A	35	10 ⁵ D
3	10 ² A	20	10 ¹⁰ B	36	10 ⁶ C
4	10^2 B	21	10° A	37	10 ⁶ D
5	10 ³ A	22	Inhibit	38	10 ⁷ C
6	10 ³ B	23	10° B	39	10 ⁷ D
7	10 ⁴ A	24	- Ref	40	10 ⁸ C
8	10 ⁴ B	25	+ Ref	41	10 ⁸ D
9	10 ⁵ A	26	101 C	42	10° C
10	10 ⁵ B	27	10^1 D	43	10 ⁹ D
11	10 ⁶ A	28	10 ² C	44	10 ¹⁰ C
12	10 ⁶ B	29	10^2 D	45	10 ¹⁰ D
13	10 ⁷ A	30	10 ³ C	46	10° C
14	10 ⁷ B	31	10 ³ D	47	10° D
15	10 ⁸ A	32	10 ⁴ C	48	Print Commar
16	10 ⁸ B	33	10 ⁴ D	49	No Connection
17	10 ⁹ A	•		50	Ground

NOTE: The $10^{\,0}$ bit is the least significant digit, and corresponds to the 1 Hz output. A, B, C, and D, are the 1, 2, 4, and 8, bits of each binary coded decimal output digit.

TABLE 09-2 J2 CONTACT GROUNDING FOR BCD DIGITAL OUTPUT OPTION 09





			н.	
			ı	

OPTION 10 REAR PANEL INPUTS

010-1. DESCRIPTION


O10-2. Band I input connector and Preamplifier (A111), and Band II input connector, moved to rear panel. Converter assembly is reversed end-for-end, to place the Band III input connector at rear panel. All specifications remain as stated for front panel connectors.

OPTION 11 BAND II DELETED

011-1. DESCRIPTION

O11-2. Band II input connector and Prescaler (A109) removed. Delete all manual references to Band II operation and components.

OPTION 13 RACK MOUNT/CHASSIS SLIDES



EIP COUNTER REPAIR AND RETURN FORM

TO FACILITATE REPAIRS, PLEASE ANSWER ALL QUESTIONS AND RETURN THIS FORM WITH

COUNTER TO: EIP INCORPORATED, 3230 SCOTT BOULEVARD, SANTA CLARA, CA 95051. MODEL NO. SERIAL NO. 1. Briefly describe trouble symptoms: 2. Check frequency range in which trouble occured: Band I Band I 20 Hz-135 MHz 10-300 MHz Band II _____ Band III _____ Would the counter show the correct display in the TEST position? Yes No . Did failure occur at turn on, or after some period of time? Turn on . After hours At what frequency (ies) did counter fail to operate? 7. What was the input power level at failure? _____ dBm (or mW). Was the rear panel INT/EXT switch in the INT position? Yes No . What type of signal generator (or signal source) was being monitored by the counter at the time of failure? 10. Please sketch (on the other side of this sheet), the test or operational set-up in use when the counter failed, and any additional comments regarding this instrument. 11. In the event counter repair cost is not covered under the EIP standard warranty, please complete the following: a. Maximum allowable charge without further customer approval: \$ ______. b. P.O. No. _____ Date ____ Buyer ____. c. Billing address: 12. Name of person making this report (PLEASE PRINT): _____. Your phone number: (Area Code: _____) ____Ext: _____ CUSTOMER INFORMATION SHIPPING INFORMATION SHIP TO ADDRESS _____ ADDRESS . CITY STATE _____ ZIP ____ STATE ____ ZIP ____ COUNTRY COUNTRY

EIP COUNTER REPAIR AND RETURN FORM

TO FACILITATE REPAIRS, PLEASE ANSWER ALL QUESTIONS AND RETURN THIS FORM WITH COUNTER TO: EIP INCORPORATED, 3230 SCOTT BOULEVARD, SANTA CLARA, CA 95051. MODEL NO. SERIAL NO. 1. Briefly describe trouble symptoms: 2. Check frequency range in which trouble occured: Band I Band I 20 Hz-135 MHz _____ 10-300 MHz _____ Band II _____ Band III _____ Would the counter show the correct display in the TEST position? Yes No . What was the approximate ambient temperature? °F. 4. Did failure occur at turn on, or after some period of time? Turn on ____. After ____hours 5. At what frequency (ies) did counter fail to operate? 6. 7. What was the input power level at failure? _____ dBm (or mW). 8. Was the rear panel INT/EXT switch in the INT position? Yes No . What type of signal generator (or signal source) was being monitored by the counter at the time of failure? 10. Please sketch (on the other side of this sheet), the test or operational set-up in use when the counter failed, and any additional comments regarding this instrument. 11. In the event counter repair cost is not covered under the EIP standard warranty, please complete the following: a. Maximum allowable charge without further customer approval: \$. b. P.O. No. Date _____Buyer _____. c. Billing address: 12. Name of person making this report (PLEASE PRINT): Your phone number: (Area Code: _____) ____Ext: ____. SHIPPING INFORMATION CUSTOMER INFORMATION OWNER _____ SHIP TO ADDRESS _____ ADDRESS _____ CITY CITY STATE ZIP STATE ZIP COUNTRY COUNTRY

		- : ₉
	· .	
		,
		1
		,